欢迎访问ic37.com |
会员登录 免费注册
发布采购

BCM43455 参数 Datasheet PDF下载

BCM43455图片预览
型号: BCM43455
PDF下载: 下载PDF文件 查看货源
内容描述: [Single-Chip 5G WiFi IEEE 802.11ac MAC/Baseband/ Radio with Integrated Bluetooth 4.1 and FM Receiver]
分类和应用:
文件页数/大小: 159 页 / 2600 K
品牌: CYPRESS [ CYPRESS ]
 浏览型号BCM43455的Datasheet PDF文件第20页浏览型号BCM43455的Datasheet PDF文件第21页浏览型号BCM43455的Datasheet PDF文件第22页浏览型号BCM43455的Datasheet PDF文件第23页浏览型号BCM43455的Datasheet PDF文件第25页浏览型号BCM43455的Datasheet PDF文件第26页浏览型号BCM43455的Datasheet PDF文件第27页浏览型号BCM43455的Datasheet PDF文件第28页  
BCM43455 Preliminary Data Sheet  
Power Supplies and Power Management  
Section 2: Power Supplies and Power  
Management  
Power Supply Topology  
One Buck regulator, multiple LDO regulators, and a power management unit (PMU) are integrated into the  
BCM43455. All regulators are programmable via the PMU. These blocks simplify power supply design for  
Bluetooth, and WLAN functions in embedded designs.  
A single VBAT (3.0V to 5.25V DC max.) and VIO supply (1.8V to 3.3V) can be used, with all additional voltages  
being provided by the regulators in the BCM43455.  
Two control signals, BT_REG_ON and WL_REG_ON, are used to power-up the regulators and take the  
respective section out of reset. The CBUCK CLDO and LNLDO power-up when any of the reset signals are  
deasserted. All regulators are powered down only when both BT_REG_ON and WL_REG_ON are deasserted.  
The CLDO and LNLDO may be turned off/on based on the dynamic demands of the digital baseband.  
The BCM43455 allows for an extremely low power-consumption mode by completely shutting down the  
CBUCK, CLDO, and LNLDO regulators. When in this state, the LPLDO1 (which is the low-power linear regulator  
that is supplied by the system VIO supply) provides the BCM43455 with all required voltage, further reducing  
leakage currents.  
BCM43455 PMU Features  
VBAT to 1.35Vout (170 mA nominal, 600 mA maximum) Core-Buck (CBUCK) switching regulator  
VBAT to 3.3Vout (200 mA nominal, 450 mA–850 mA maximum) LDO3P3  
VBAT to 2.5Vout (15 mA nominal, 70 mA maximum) BTLDO2P5  
1.35V to 1.2Vout (100 mA nominal, 150 mA maximum) LNLDO  
1.35V to 1.2Vout (80 mA nominal, 200 mA maximum) CLDO with bypass mode for deep-sleep  
1.35V to 1.2Vout (35 mA nominal, 55 mA maximum) LDO for PCIE  
Additional internal LDOs (not externally accessible)  
PMU internal timer auto-calibration by the crystal clock for precise wake-up timing from extremely low  
power-consumption mode.  
Broadcom®  
November 5, 2015 • 43455-DS109-R  
Page 23  
BROADCOM CONFIDENTIAL  
 复制成功!