BCM43455 Preliminary Data Sheet
SDIO Timing
SDIO High-Speed Mode Timing
SDIO high-speed mode timing is shown by the combination of Figure 35 and Table 54.
Figure 35: SDIO Bus Timing (High-Speed Mode)
fPP
tWL
tWH
50% VDD
SDIO_CLK
tTHL
tTLH
tIH
tISU
Input
Output
tODLY
tOH
Table 54: SDIO Bus Timinga Parameters (High-Speed Mode)
Parameter
Symbol
Minimum Typical
Maximum Unit
SDIO CLK (all values are referred to minimum VIH and maximum VILb)
Frequency – Data Transfer Mode
Frequency – Identification Mode
Clock low time
fPP
fOD
tWL
tWH
tTLH
tTHL
–
0
0
7
7
–
–
–
–
–
–
–
–
–
–
50
400
–
MHz
kHz
ns
Clock high time
–
ns
Clock rise time
3
ns
Clock low time
3
ns
–
–
Inputs: CMD, DAT (referenced to CLK)
Input setup Time
Input hold Time
tISU
tIH
–
6
2
–
–
–
–
–
–
–
ns
ns
–
Outputs: CMD, DAT (referenced to CLK)
Output delay time – Data Transfer Mode
Output hold time
tODLY
tOH
–
–
–
–
14
–
ns
ns
pF
2.5
–
Total system capacitance (each line)
CL
40
a. Timing is based on CL 40 pF load on CMD and Data.
b. Min (Vih) = 0.7 × VDDIO and max (Vil) = 0.2 × VDDIO.
Broadcom®
November 5, 2015 • 43455-DS109-R
Page 141
BROADCOM CONFIDENTIAL
CYPRESS [ CYPRESS ]
