CYW43362
Figure 7. Signal Connections to SDIO Host (SD 4-Bit Mode)
CLK
CMD
SD Host
CYW43362
DAT[3:0]
Figure 8. Signal Connections to SDIO Host (SD 1-Bit Mode)
CLK
CMD
DATA
IRQ
SD Host
CYW43362
4.2 Generic SPI Mode
In addition to the full SDIO mode, the CYW43362 includes the option of using the simplified generic SPI (gSPI) interface/protocol.
Characteristics of the gSPI mode include:
■
■
■
■
■
■
■
Supports up to 50 MHz operation
Supports fixed delays for responses and data from device
Supports alignment to host gSPI frames (16 or 32 bits)
Supports up to 2 KB frame size per transfer
Supports little-endian and big-endian configurations
Supports configurable active edge for shifting
Supports packet transfer through DMA for WLAN
gSPI mode is enabled using the strapping option pins. See Table 11 on page 40 for details.
Figure 9. Signal Connections to SDIO Host (gSPI Mode)
SCLK
DI
DO
SD Host
CYW43362
IRQ
CS
Document No. 002-14779 Rev. *G
Page 14 of 60
CYPRESS [ CYPRESS ]
