欢迎访问ic37.com |
会员登录 免费注册
发布采购

AN2131QC 参数 Datasheet PDF下载

AN2131QC图片预览
型号: AN2131QC
PDF下载: 下载PDF文件 查看货源
内容描述: 在EZ - USBTM集成电路 [The EZ-USBTM Integrated Circuit]
分类和应用:
文件页数/大小: 334 页 / 1468 K
品牌: CYPRESS [ CYPRESS ]
 浏览型号AN2131QC的Datasheet PDF文件第98页浏览型号AN2131QC的Datasheet PDF文件第99页浏览型号AN2131QC的Datasheet PDF文件第100页浏览型号AN2131QC的Datasheet PDF文件第101页浏览型号AN2131QC的Datasheet PDF文件第103页浏览型号AN2131QC的Datasheet PDF文件第104页浏览型号AN2131QC的Datasheet PDF文件第105页浏览型号AN2131QC的Datasheet PDF文件第106页  
IN tokens (4) and (7) until the data is ready. Eventually, the 8051 fills the endpoint buffer  
with data, and then loads the endpoint’s byte count register (INnBC) with the number of  
bytes in the packet (6). Loading the byte count re-arms the given endpoint. When the next  
IN token arrives (7) the USB core transfers the next data packet (8).  
6.3  
Interrupt Transfers  
Interrupt transfers are handled just like bulk transfers.  
The only difference between a bulk endpoint and an interrupt endpoint exists in the end-  
point descriptor, where the endpoint is identified as type interrupt, and a polling interval is  
specified. The polling interval determines how often the USB host issues IN tokens to the  
interrupt endpoint.  
6.4  
EZ-USB Bulk IN Example  
Suppose 220 bytes are to be transferred to the host using endpoint 2-IN. Further assume  
that MaxPacketSize of 64 bytes for endpoint 2-IN has been reported to the host during  
enumeration. Because the total transfer size exceeds the maximum packet size, the 8051  
divides the 220-byte transfer into four transfers of 64, 64, 64, and 28 bytes.  
After loading the first 64 bytes into IN2BUF (at 0x7C00), the 8051 loads the byte count  
register IN6BC with the value 64. Writing the byte count register instructs the EZ-USB  
core to respond to the next host IN token by transmitting the 64 bytes in the buffer. Until  
the byte count register is loaded to arm the IN transfer, any IN tokens issued by the host  
are answered by EZ-USB with NAK (Not-Acknowledge) tokens, telling the USB host that  
the endpoint is not yet ready with data. The host continues to issue IN tokens to endpoint  
2-IN until data is ready for transfer—whereupon the EZ-USB core replaces NAKs with  
valid data.  
When the 8051 initiates an IN transfer by loading the endpoint’s byte count register, the  
EZ-USB core sets a busy bit to instruct the 8051 to hold off loading IN2BUF until the  
USB transfer is finished. When the IN transfer is complete and successfully acknowl-  
edged, the EZ-USB core resets the endpoint 2-IN busy bit and generates an endpoint 2-IN  
interrupt request. If the endpoint 2-IN interrupt is enabled, program control automatically  
vectors to the data transfer routine for further action (Autovectoring is enabled by setting  
AVEN=1; refer to Chapter 9, "EZ-USB Interrupts").  
EZ-USB TRM v1.9  
Chapter 6. EZ-USB CPU  
Page 6-5  
 复制成功!