欢迎访问ic37.com |
会员登录 免费注册
发布采购

AM49DL323BGB85IS 参数 Datasheet PDF下载

AM49DL323BGB85IS图片预览
型号: AM49DL323BGB85IS
PDF下载: 下载PDF文件 查看货源
内容描述: [Memory Circuit, Flash+PSRAM, CMOS, PBGA73,]
分类和应用: 静态存储器内存集成电路
文件页数/大小: 64 页 / 1054 K
品牌: CYPRESS [ CYPRESS ]
 浏览型号AM49DL323BGB85IS的Datasheet PDF文件第23页浏览型号AM49DL323BGB85IS的Datasheet PDF文件第24页浏览型号AM49DL323BGB85IS的Datasheet PDF文件第25页浏览型号AM49DL323BGB85IS的Datasheet PDF文件第26页浏览型号AM49DL323BGB85IS的Datasheet PDF文件第28页浏览型号AM49DL323BGB85IS的Datasheet PDF文件第29页浏览型号AM49DL323BGB85IS的Datasheet PDF文件第30页浏览型号AM49DL323BGB85IS的Datasheet PDF文件第31页  
P R E L I M I N A R Y  
COMMAND DEFINITIONS  
Writing specific address and data commands or se-  
quences into the command register initiates device  
operations. Tables 15 and 16 define the valid register  
command sequences. Writing incorrect address and  
data values or writing them in the improper se-  
quence resets the device to reading array data.  
command returns that bank to the erase-sus-  
pend-read mode. Once programming begins,  
however, the device ignores reset commands until the  
operation is complete.  
The reset command may be written between the se-  
quence cycles in an autoselect command sequence.  
Once in the autoselect mode, the reset command  
must be written to return to reading array data. If a  
bank entered the autoselect mode while in the Erase  
Suspend mode, writing the reset command returns  
that bank to the erase-suspend-read mode.  
All addresses are latched on the falling edge of WE#  
or CE#f, whichever happens later. All data is latched  
on the rising edge of WE# or CE#f, whichever hap-  
pens first. Refer to the pSRAM AC Characteristics  
section for timing diagrams.  
If DQ5 goes high during a program or erase operation,  
writing the reset command returns the banks to read-  
ing array data (or erase-suspend-read mode if that  
bank was in Erase Suspend).  
Reading Array Data  
The device is automatically set to reading array data  
after device power-up. No commands are required to  
retrieve data. Each bank is ready to read array data  
after completing an Embedded Program or Embedded  
Erase algorithm.  
Autoselect Command Sequence  
The autoselect command sequence allows the host  
system to access the manufacturer and device codes,  
and determine whether or not a sector is protected.  
Tables 15 and 16 show the address and data require-  
ments. The autoselect command sequence may be  
written to an address within a bank that is either in the  
read or erase-suspend-read mode. The autoselect  
command may not be written while the device is ac-  
tively programming or erasing in the other bank.  
After the device accepts an Erase Suspend command,  
the corresponding bank enters the erase-sus-  
pend-read mode, after which the system can read  
data from any non-erase-suspended sector within the  
same bank. After completing a programming operation  
in the Erase Suspend mode, the system may once  
again read array data with the same exception. See  
the Erase Suspend/Erase Resume Commands sec-  
tion for more information.  
The autoselect command sequence is initiated by first  
writing two unlock cycles. This is followed by a third  
write cycle that contains the bank address and the au-  
toselect command. The bank then enters the  
autoselect mode. The system may read at any ad-  
dress within the same bank any number of times  
without initiating another autoselect command  
sequence:  
The system must issue the reset command to return a  
bank to the read (or erase-suspend-read) mode if DQ5  
goes high during an active program or erase opera-  
tion, or if the bank is in the autoselect mode. See the  
next section, Reset Command, for more information.  
See also Requirements for Reading Array Data in the  
section for more information. The Flash Read-Only  
Operations table provides the read parameters, and  
Figure 14 shows the timing diagram.  
A read cycle at address (BA)XX00h (where BA is  
the bank address) returns the manufacturer code.  
A read cycle at address (BA)XX01h in word mode  
(or (BA)XX02h in byte mode) returns the device  
code.  
Reset Command  
Writing the reset command resets the banks to the  
read or erase-suspend-read mode. Address bits are  
dont cares for this command.  
A read cycle to an address containing a sector ad-  
dress (SA) within the same bank, and the address  
02h on A7A0 in word mode (or the address 04h on  
A6A-1 in byte mode) returns 01h if the sector is  
protected, or 00h if it is unprotected. (Refer to Ta-  
bles 46 for valid sector addresses).  
The reset command may be written between the se-  
quence cycles in an erase command sequence before  
erasing begins. This resets the bank to which the sys-  
tem was writing to reading array data. Once erasure  
begins, however, the device ignores reset commands  
until the operation is complete.  
The system must write the reset command to return to  
reading array data (or erase-suspend-read mode if the  
bank was previously in Erase Suspend).  
The reset command may be written between the  
sequence cycles in a program command sequence  
before programming begins. This resets the bank to  
which the system was writing to reading array data. If  
the program command sequence is written to a bank  
that is in the Erase Suspend mode, writing the reset  
Enter SecSi Sector/Exit SecSi Sector  
Command Sequence  
The system can access the SecSi Sector region by is-  
suing the three-cycle Enter SecSi Sector command  
26  
Am49DL32xBG  
July 19, 2002