CY7C372i
UltraLogic™ 64-Macrocell Flash CPLD
Features
• 64 macrocells in four logic blocks
• 32 I/O pins
• Five dedicated inputs including two clock pins
• In-System Reprogrammable (ISR™) Flash technology
— JTAG interface
• Bus Hold capabilities on all I/Os and dedicated inputs
• No hidden delays
• High speed
— f
MAX
= 125 MHz
— t
PD
= 10 ns
— t
S
= 5.5 ns
— t
CO
= 6.5 ns
• Fully PCI compliant
• 3.3V or 5.0V I/O operation
• Available in 44-pin PLCC, TQFP, and CLCC packages
• Pin-compatible with the CY7C371i
Functional Description
The CY7C372i is an In-System Reprogrammable Complex
Programmable Logic Device (CPLD) and is part of the
F
LASH
370i™ family of high-density, high-speed CPLDs. Like
all members of the F
LASH
370i family, the CY7C372i is
designed to bring the ease of use and high performance of the
22V10, as well as PCI Local Bus Specification support, to
high-density CPLDs.
Like all of the UltraLogic™ F
LASH
370i devices, the CY7C372i
is electrically erasable and ISR, which simplifies both design
and manufacturing flows, thereby reducing costs. The
Cypress ISR function is implemented through a JTAG serial
interface. Data is shifted in and out through the SDI and SDO
pins. The ISR interface is enabled using the programming
voltage pin (ISR
EN
). Additionally, because of the superior
routability of the F
LASH
370i devices, ISR often allows users to
change existing logic designs while simultaneously fixing
pinout assignments.
The 64 macrocells in the CY7C372i are divided between four
logic blocks. Each logic block includes 16 macrocells, a
72 x 86 product term array, and an intelligent product term
allocator.
The logic blocks in the F
LASH
370i architecture are connected
with an extremely fast and predictable routing resource—the
Programmable Interconnect Matrix (PIM). The PIM brings
flexibility, routability, speed, and a uniform delay to the inter-
connect.
Logic Block Diagram
INPUTS
CLOCK
INPUTS
2
INPUT/CLOCK
MACROCELLS
2
LOGIC
BLOCK
D
8 I/Os
I/O
24
-I/O
31
3
INPUT
MACROCELLS
2
8 I/Os
I/O
0
-I/O
7
LOGIC
BLOCK
A
36
16
PIM
36
16
8 I/Os
I/O
8
-I/O
15
LOGIC
BLOCK
B
36
16
36
16
LOGIC
BLOCK
C
8 I/Os
I/O
16
-I/O
23
16
16
Cypress Semiconductor Corporation
Document #: 38-03033 Rev. *A
•
3901 North First Street
•
San Jose
,
CA 95134
•
408-943-2600
Revised April 16, 2004
CYPRESS [ CYPRESS SEMICONDUCTOR ]
