欢迎访问ic37.com |
会员登录 免费注册
发布采购

7C192-15 参数 Datasheet PDF下载

7C192-15图片预览
型号: 7C192-15
PDF下载: 下载PDF文件 查看货源
内容描述: 64K ×4的静态RAM ,具有独立的I / O [64K x 4 Static RAM with Separate I/O]
分类和应用:
文件页数/大小: 10 页 / 164 K
品牌: CYPRESS [ CYPRESS SEMICONDUCTOR ]
 浏览型号7C192-15的Datasheet PDF文件第2页浏览型号7C192-15的Datasheet PDF文件第3页浏览型号7C192-15的Datasheet PDF文件第4页浏览型号7C192-15的Datasheet PDF文件第5页浏览型号7C192-15的Datasheet PDF文件第6页浏览型号7C192-15的Datasheet PDF文件第7页浏览型号7C192-15的Datasheet PDF文件第8页浏览型号7C192-15的Datasheet PDF文件第9页  
92
CY7C192
64K x 4 Static RAM
with Separate I/O
Features
• High speed
— 12 ns
• CMOS for optimum speed/power
• Low active power
— 880 mW
• Low standby power
— 220 mW
• TTL-compatible inputs and outputs
• Automatic power-down when deselected
pansion is provided by active LOW Chip Enable (CE) and
three-state drivers. It has an automatic power-down feature,
reducing the power consumption by 75% when deselected.
Writing to the device is accomplished when the Chip Enable
(CE) and write enable (WE) inputs are both LOW.
Data on the four input pins (I
0
through I
3
) is written into the
memory location specified on the address pins (A
0
through
A
15
).
Reading the device is accomplished by taking the Chip Enable
(CE) LOW while the Write Enable (WE) remains HIGH. Under
these conditions the contents of the memory location specified
on the address pins will appear on the four data output pins.
The output pins stay in high-impedance state when Write En-
able (WE) is LOW, or Chip Enable (CE) is HIGH.
A die coat is used to insure alpha immunity.
Functional Description
The CY7C192 is a high-performance CMOS static RAM orga-
nized as 65,536 x 4 bits with separate I/O. Easy memory ex-
Logic Block Diagram
I
0
I
1
I
2
I
3
INPUT BUFFER
Pin Configurations
DIP/SOJ
Top View
A
6
A
7
A
8
A
9
A
10
A
11
A
12
A
13
A
14
A
15
I
0
I
1
CE
GND
1
2
3
4
5
6
7
8
9
10
11
12
13
14
28
27
26
25
24
23
22
21
20
19
18
17
16
15
V
CC
A
5
A
4
A
3
A
2
A
1
A
0
I
3
I
2
O
3
O
2
O
1
O
0
WE
C191–2
A
9
A
10
A
11
A
12
A
13
A
14
A
15
I
0
I
1
LCC
Top View
A8
A7
A6
V
CC
A5
3 2 1 28 27
4
26
5
25
6
24
7
23
8
22
9
21
10
20
11
19
12
18
1314151617
CE
GND
WE
O0
O1
A
4
A
3
A
2
A
1
A
0
I
3
I
2
O
3
O
2
C191–3
A
0
A
1
A
2
A
3
A
4
A
5
A
6
A
7
A
8
A
9
ROW DECODER
O
0
SENSE AMPS
1024 x 64 x 4
ARRAY
O
1
O
2
O
3
COLUMN
DECODER
POWER
DOWN
A
10
A
11
A
12
A
13
A
14
A
15
CE
7C192 ONLY
WE
C191–1
Selection Guide
Maximum Access Time (ns)
Maximum Operating Current (mA)
Maximum Standby Current (mA)
7C192-12
12
155
30
7C192-15
15
145
30
7C192-20
20
135
30
7C192-25
25
115
30
Cypress Semiconductor Corporation
Document #: 38-05047 Rev. **
3901 North First Street
San Jose
CA 95134 • 408-943-2600
Revised August 24, 2001