Delta39K™ ISR™
CPLD Family
Switching Waveforms (continued)
Cluster Memory Output Register Timing (Asynchronous Inputs)
ADDRESS
WRITE
ENABLE
INPUT
tCLMCYC2
GLOBAL CLOCK
(OUTPUT REGISTER)
tCLMDV2
REGISTERED
OUTPUT
Cluster Memory Output Register Timing (Synchronous Inputs)
ADDRESS
WRITE
ENABLE
INPUT
tCLMCYC2
GLOBAL CLOCK
(INPUT REGISTER)
tCLMS
tCLMH
GLOBAL CLOCK
(OUTPUT REGISTER)
tCLMDV2
REGISTERED
OUTPUT
Document #: 38-03039 Rev. *H
Page 29 of 86