欢迎访问ic37.com |
会员登录 免费注册
发布采购

CX28395-19 参数 Datasheet PDF下载

CX28395-19图片预览
型号: CX28395-19
PDF下载: 下载PDF文件 查看货源
内容描述: 四核/ X16 /八路T1 / E1 / J1成帧器 [Quad/x16/Octal?T1/E1/J1 Framers]
分类和应用: 电信集成电路
文件页数/大小: 305 页 / 1863 K
品牌: CONEXANT [ CONEXANT SYSTEMS, INC ]
 浏览型号CX28395-19的Datasheet PDF文件第1页浏览型号CX28395-19的Datasheet PDF文件第2页浏览型号CX28395-19的Datasheet PDF文件第3页浏览型号CX28395-19的Datasheet PDF文件第5页浏览型号CX28395-19的Datasheet PDF文件第6页浏览型号CX28395-19的Datasheet PDF文件第7页浏览型号CX28395-19的Datasheet PDF文件第8页浏览型号CX28395-19的Datasheet PDF文件第9页  
Detailed Feature Summary  
Frame Alignment  
Out-of-Service Testing  
and Maintenance  
In-Service  
Performance Monitoring  
Framed formats:  
Independent transmit and receive  
framing modes  
T1: FT/SF/ESF/SLC/T1DM/TTC-JT(J1)  
E1: FAS/MFAS/FAS+CAS/MFAS+CAS  
Pseudo-Random Bit Sequence  
(PRBS):  
One-second timer I/O to synchronize  
reporting  
Receive error detectors with  
accumulators:  
Independent transmit and receive  
211; 215; 220; 223 patterns  
Framed or unframed mode  
Optional 7/14 zero limit  
Bipolar/Line Code Violations  
(LCV) (CX28394 and CX28398  
only)  
Maximum Average Reframe Time  
(MART) less than 50 ms  
Transmitter alignment modes:  
Bit Error Counter (BERR)  
Excessive Zeros (EXZ)  
Loss of Frame (RLOF)  
Framing Errors (FERR)  
CRC Errors (CERR)  
Far End Block Errors (FEBE)  
Severely Errored Frames (SEF)  
Change of Frame Alignment  
(COFA)  
Align to system bus data  
Align to system bus sync  
Align to buffer data (embedded  
framing)  
Single error insertion:  
PRBS error  
Framing error  
CRC error  
BPV/LCV error (CX28394 and  
CX28398 only)  
COFA error  
Unframed mode  
Signaling  
T1: 2-, 4-, or 16-state robbed bit  
ABCD signaling  
E1: Channel Associated Signaling  
(CAS)  
Common Channel Signaling (CCS) in  
any time slot  
Per-channel receive signaling stack  
Signaling state change interrupt  
Automatic and manual signaling  
freeze  
Debounce signaling (2-bit  
integration)  
UNICODE detection  
System Bus Interface (SBI)  
Transmit error detectors:  
Loss of Frame (TLOF)  
System bus data rates:  
Framing Errors (TFERR)  
Multiframe Errors (TMERR)  
CRC Errors (TCERR)  
1536 kbps (T1 without F-bits)  
1544 kbps (T1)  
2048 kbps (E1)  
4096 kbps (2E1)  
8192 kbps (4E1)  
Loss of Transmit Clock (TLOC)  
Receive alarm detectors:  
Alarm Indication Signal (AIS)  
Loss of Signal (RLOS)  
Clock operation at 1x or 2x data rate  
Selectable I/O clock edges  
Master, slave, or mixed bus timing  
Bit and time slot frame sync offsets  
DS0 drop/insert indicators for  
external mux  
Embedded T1 framing transport  
per G.802  
RAI/Yellow Alarm (YEL)  
Multiframe Yellow (MYEL)  
Lost Frame Alignment (FRED)  
Lost Multiframe Alignment  
(MRED)  
Signaling reinsertion on PCM system  
bus  
Separate I/O for system bus signaling  
Per-channel transparent  
Carrier Failure Alarm (CFA) with  
8:1 dual slope integration  
Receive and transmit slip buffers  
Controlled Frame Slip (RFSLIP)  
Uncontrolled Frame Slip (RUSLIP)  
Automatic and on-demand transmit  
alarms:  
Bypass, 2-frame, or 64-bit depth  
Slip detection with directional  
status  
Loopbacks  
Remote loopback toward line  
Slip buffer phase status  
Per-channel idle code insertion  
Processor accessible data buffers  
AIS following RLOS and/or TLOC  
Automatic AIS clock switching  
YEL following FRED  
YEL following 100ms reframe  
timeout  
Retains BPV transparency  
(CX28394 and CX28398 only)  
Payload loopback  
Per-channel DS0 remote loopback  
Local loopback towards system  
Inband loopback code detection/  
generation  
Simultaneous local and remote line  
loopbacks  
Direct connection to upper layer  
devices:  
Link layer: Bt8474  
ATM layer: CN8228  
MYEL following MRED  
FEBE following CERR  
Framer digital loopback  
Per-channel DS0 local loopback  
Direct connection to physical line  
interface  
CX28380  
Supported system bus formats:  
ATT Concentration Highway  
Interface (CHI)  
Multi-Vendor Integration Protocol  
(MVIP)  
Processor Interface  
Parallel 8-bit bus  
Data strobes (Motorola) or address  
latch enable (Intel)  
Multiplexed or non-multiplexed  
address/data bus  
Synchronous or asynchronous  
data transfers  
Mitel ST-bus  
Separate or internally multiplexed  
bus modes  
Open drain interrupt output with  
maskable sources  
100054E  
Conexant  
 复制成功!