欢迎访问ic37.com |
会员登录 免费注册
发布采购

CN8474AEPF 参数 Datasheet PDF下载

CN8474AEPF图片预览
型号: CN8474AEPF
PDF下载: 下载PDF文件 查看货源
内容描述: 多通道同步通信控制器( MUSYCC ™ ) [Multichannel Synchronous Communications Controller (MUSYCC?)]
分类和应用: 通信控制器
文件页数/大小: 221 页 / 2104 K
品牌: CONEXANT [ CONEXANT SYSTEMS, INC ]
 浏览型号CN8474AEPF的Datasheet PDF文件第176页浏览型号CN8474AEPF的Datasheet PDF文件第177页浏览型号CN8474AEPF的Datasheet PDF文件第178页浏览型号CN8474AEPF的Datasheet PDF文件第179页浏览型号CN8474AEPF的Datasheet PDF文件第181页浏览型号CN8474AEPF的Datasheet PDF文件第182页浏览型号CN8474AEPF的Datasheet PDF文件第183页浏览型号CN8474AEPF的Datasheet PDF文件第184页  
6.0 Basic Operation  
CN8478/CN8474A/CN8472A/CN8471A  
6.4 Protocol Support  
Multichannel Synchronous Communications Controller (MUSYCC™)  
6.4.9.4 Receive Errors  
Receive errors are service-affecting and may require a corrective action by a  
controlling device to resume normal bit-level processing.  
Overflow Due to Host  
Ownership of the Buffer  
(ONR)  
In the case of overflow due to host ownership of the buffer, the host has not  
provided sufficient data buffer space to store received data from the serial  
interface, and the internal FIFO buffer overflows with received data bits.  
Reasons:  
Degradation of the host subsystem or application software performance.  
Congestion of the PCI bus.  
Effects:  
The Interrupt Descriptor in Interrupt Queue with ERROR = ONR,  
DIR = 0.  
The received data in the internal FIFO buffer is discarded and lost to the  
host.  
The channel is deactivated.  
Channel Level Recovery Actions:  
Reactivate the channel.  
Overflow Due to Internal FIFO  
Buffer Overrun (BUFF)  
In the case of overflow due to internal FIFO buffer overrun, the internal FIFO  
buffer is not completely copied to shared memory before more received data bits  
must be stored in the FIFO buffer. MUSYCC has access to a shared memory  
buffer in this case.  
Reasons:  
Degradation of the host subsystem or application software performance.  
Congestion of the PCI bus.  
Effects:  
MUSYCC writes the Interrupt Descriptor in Interrupt Queue with  
ERROR = BUFF, DIR = 0.  
The received data in the internal FIFO is discarded and lost to the host.  
No additional activity on the PCI bus for this channel direction.  
Receive channel activity is suspended.  
Channel Level Recovery Actions:  
If possible, increase internal FIFO buffer space for this channel.  
Alleviate loading of the PCI bus.  
Reactivate receive channel with a channel activate or channel jump service  
request or with a slave write into the Receive Channel Configuration  
Table.  
6-46  
Conexant  
100660E  
 复制成功!