欢迎访问ic37.com |
会员登录 免费注册
发布采购

MX839 参数 Datasheet PDF下载

MX839图片预览
型号: MX839
PDF下载: 下载PDF文件 查看货源
内容描述: 数字控制的模拟I / O处理器 [Digitally Controlled Analog I/O Processor]
分类和应用:
文件页数/大小: 20 页 / 169 K
品牌: CMLMICRO [ CML MICROCIRCUITS ]
 浏览型号MX839的Datasheet PDF文件第9页浏览型号MX839的Datasheet PDF文件第10页浏览型号MX839的Datasheet PDF文件第11页浏览型号MX839的Datasheet PDF文件第12页浏览型号MX839的Datasheet PDF文件第14页浏览型号MX839的Datasheet PDF文件第15页浏览型号MX839的Datasheet PDF文件第16页浏览型号MX839的Datasheet PDF文件第17页  
Digitally Controlled Analog I/O Processor  
13  
MX839 PRELIMINARY INFORMATION  
4.8 Read Only Register Description  
4.8.1 IRQ FLAGS Register (Hex Address $D1)  
These bits are set if the relevant digital magnitude comparator input exceeds its upper reference level.  
These bits are reset to '0' immediately after reading the IRQ FLAGS register. When any of these bits  
are set, an interrupt will be generated if the relevant reference level is not zero.  
HIRQF1 (Bit 1)  
HIRQF2 (Bit 3)  
HIRQF3 (Bit 5)  
HIRQF4 (Bit 7)  
These bits are set if the relevant digital magnitude comparator input falls below its lower reference  
level. These bits are reset to '0' immediately after reading the IRQ FLAGS register. When any of  
these bits are set, an interrupt will be generated if the relevant reference level is not zero.  
LIRQF1 (Bit 0)  
LIRQF2 (Bit 2)  
LIRQF3 (Bit 4)  
LIRQF4 (Bit 6)  
Table 9: IRQ FLAGS Register (Hex Address $D1)  
4.8.2 A/D DATA1 Register (Hex Address $DC)  
4.8.3 A/D DATA2 Register (Hex Address $DD)  
4.8.4 A/D DATA3 Register (Hex Address $DE)  
4.8.5 A/D DATA4 Register (Hex Address $DF)  
This data will consist of two bytes each. Bit 7 to Bit 2 of the second data byte will be set to '0'. Bits 0-7 of the first byte are  
the lease significant 8 bits while Bits 0-1 of the second byte are the most significant 2 bits of the 10 bit conversion.  
The analog input (V ) is converted to a 10-bit digital word (w) according to:  
IN  
V
IN  
w =  
×1024  
AV  
DD  
The bits of word (w) are returned in 2 bytes as follows:  
7
6
5
4
3
2
1
0
w
w
w
w
w
w
w
w
Return Byte 1  
Return Byte 2  
7
6
5
4
3
2
1
0
0
0
0
0
0
0
w
9
w
8
5 Application  
5.1 C-Bus Clock  
Although this is specified as a 500kHz clock for compatibility with other C-BUS devices, the MX839 C-BUS will operate  
over a much wider range. Users should ensure that the C-BUS clock is at least 4 times slower than the crystal or external  
clock on Pin 2 of the MX839.  
© 1998 MXxCOM Inc.  
www.mxcom.com Tele: 800 638-5577 336 744-5050 Fax: 336 744-5054  
Doc. # 20480164.002  
4800 Bethania Station Road, Winston-Salem, NC 27105-1201 USA  
All trademarks and service marks are held by their respective companies.