欢迎访问ic37.com |
会员登录 免费注册
发布采购

MX806AJ 参数 Datasheet PDF下载

MX806AJ图片预览
型号: MX806AJ
PDF下载: 下载PDF文件 查看货源
内容描述: 音频处理器 [Audio Processor]
分类和应用:
文件页数/大小: 24 页 / 434 K
品牌: CMLMICRO [ CML MICROCIRCUITS ]
 浏览型号MX806AJ的Datasheet PDF文件第16页浏览型号MX806AJ的Datasheet PDF文件第17页浏览型号MX806AJ的Datasheet PDF文件第18页浏览型号MX806AJ的Datasheet PDF文件第19页浏览型号MX806AJ的Datasheet PDF文件第20页浏览型号MX806AJ的Datasheet PDF文件第22页浏览型号MX806AJ的Datasheet PDF文件第23页浏览型号MX806AJ的Datasheet PDF文件第24页  
Audio Processor  
21  
MX806A  
7.1.4 Timing  
Timing Parameters for two-way communications between the C and the MX805A on the C-BUS are shown  
in Table 12.  
C-BUS Timing  
Min.  
2.0  
4.0  
2.0  
4.0  
2.0  
Typ. Max. Units  
t
t
t
t
t
Chip Select Low to First Serial Clock Rising Edge  
s  
s  
s  
s  
s  
CSE  
CHS  
CSOFF  
NXT  
CK  
Last Serial Clock Rising Edge to Chip Select High  
Chip Select High time between transactions  
Inter-Byte Time  
Serial Clock Period  
Table 12: Timing Information  
Notes:  
1. Command Data is transmitted to the peripheral MSB (bit 7) first, LSB (bit 0) last. Reply Data is read from  
the MX805A MXB (bit 7) first, LSB (bit 0) last.  
2. Data is clocked into the MX805A and into the microcontroller on the rising Serial Clock edge.  
3. Loaded data instructions are acted upon at the end of each individual, loaded byte.  
4. To allow for differing microcontroller serial interface formats, the MX806A will work with either polarity  
Serial Clock pulses.  
tCSOFF  
CHIP SELECT  
tCSE  
tCSH  
tNXT  
tNXT  
SERIAL CLOCK  
tCK  
COMMAND DATA  
7
6
5
4
3
2
1
0
7
6
5
4
3
2
1
0
7
6
5
4
3
2
1
0
MSB  
LSB  
FIRST DATA BYTE  
LAST DATA BYTE  
ADDRESS/COMMAND  
BYTE  
Logic level is not important  
Figure 7: C-BUS Timing Information  
1998 MX-COM, Inc.  
www.mxcom.com Tel: 800 638 5577 336 744 5050 Fax: 336 744 5054  
Doc. # 20480064.006  
4800 Bethania Station Road, Winston-Salem, NC 27105-1201 USA  
All trademarks and service marks are held by their respective companies.  
 复制成功!