欢迎访问ic37.com |
会员登录 免费注册
发布采购

MX802J 参数 Datasheet PDF下载

MX802J图片预览
型号: MX802J
PDF下载: 下载PDF文件 查看货源
内容描述: DVSR CODEC [DVSR CODEC]
分类和应用:
文件页数/大小: 24 页 / 220 K
品牌: CMLMICRO [ CML MICROCIRCUITS ]
 浏览型号MX802J的Datasheet PDF文件第1页浏览型号MX802J的Datasheet PDF文件第2页浏览型号MX802J的Datasheet PDF文件第3页浏览型号MX802J的Datasheet PDF文件第4页浏览型号MX802J的Datasheet PDF文件第6页浏览型号MX802J的Datasheet PDF文件第7页浏览型号MX802J的Datasheet PDF文件第8页浏览型号MX802J的Datasheet PDF文件第9页  
DVSR CODEC  
5
MX802  
J/LH8  
LH  
Signal  
Description  
16  
14  
15  
16  
Decoder In (DEI) DRAM Data Out/A1/Direct Access --: This is connected to the DRAM  
data output and address line A1. With no DRAM used, this pin is  
available in a Direct Access mode as the Delta Decoder Clock input.  
Direct Access control is achieved by Control Register byte 1, bit 6.  
17  
18  
Decoder Clock  
(DCK):  
DRAM A2/Direct Access -- This is the DRAM address line A2. With no  
DRAM employed, this pin is available in a Direct Access mode as the  
Delta Decoder Clock Input. Direct Access control is achieved by Control  
Register byte 1, bit 6.  
Encoder Clock  
(ECK)  
DRAM A3/Direct Access: This is the DRAM address line A3. With no  
DRAM employed, this pin is available in a Direct Access mode as the  
Delta Encoder Clock Output. Direct Access control is achieved by  
Control Register byte1, bit 6.  
19  
20  
21  
22  
23  
24  
17  
18  
19  
20  
21  
DRAM A4  
DRAM A5  
DRAM A6  
DRAM A7  
DRAM A8  
RAS4  
DRAM address line 4.  
DRAM address line 5.  
DRAM address line 6.  
DRAM address line 7.  
DRAM address line 8.  
Row Address Strobe 4 : This pin should be connected to the Row  
Address Strobe input of the fourth 1Mbit DRAM chip (if used).  
25  
26  
RAS3  
Row Address Strobe 3 : This pin should be connected to the Row  
Address Strobe input of the third 1Mbit DRAM chip (if used).  
22  
DRAM A9  
This is DRAM address line A9. This pin is not connected when a  
256kbit DRAM is used. Note: To simplify PCB layout, the DRAM  
address inputs A0-A8 may be connected in any physical order to the  
DVSR Codec output pins A0-A8.  
27  
28  
23  
24  
CAS  
Column Address Strobe : This is the DRAM Column Address Strobe  
pin. It should be connected to the CAS pins of all DRAM chips.  
V
DD  
Positive supply. A single, stable +5 volt supply is required. Levels and  
voltages within the DVSR Codec are dependent upon this supply.  
Table 1: Signal List  
1998 MX-COM, Inc.  
www.mxcom.com Tel: 800 638 5577 336 744 5050 Fax: 336 744 5054  
Doc. # 20480033.008  
4800 Bethania Station Road, Winston-Salem, NC 27105-1201 USA  
All trademarks and service marks are held by their respective companies.  
 复制成功!