欢迎访问ic37.com |
会员登录 免费注册
发布采购

FX641P4 参数 Datasheet PDF下载

FX641P4图片预览
型号: FX641P4
PDF下载: 下载PDF文件 查看货源
内容描述: 双用户私人测光( SPM )检测器 [Dual Subscriber Private Metering (SPM) Detector]
分类和应用: 电信集成电路电信信令电路电信电路光电二极管
文件页数/大小: 13 页 / 130 K
品牌: CMLMICRO [ CML MICROCIRCUITS ]
 浏览型号FX641P4的Datasheet PDF文件第1页浏览型号FX641P4的Datasheet PDF文件第3页浏览型号FX641P4的Datasheet PDF文件第4页浏览型号FX641P4的Datasheet PDF文件第5页浏览型号FX641P4的Datasheet PDF文件第6页浏览型号FX641P4的Datasheet PDF文件第7页浏览型号FX641P4的Datasheet PDF文件第8页浏览型号FX641P4的Datasheet PDF文件第9页  
Pin Number
FX641
D2/P4
1
Function
Xtal/Clock:
The input to the on-chip clock oscillator; for use with a 3.579545MHz Xtal in conjunction
with the Xtal output; circuit components are on-chip. When using a Xtal input, the Clock Out pin
should be connected directly to the Clock In pin. If a clock pulse input is employed to the Clock In pin,
this (Xtal/Clock) pin must be connected directly to V
DD
(see Figure 2). See Figure 4 for details of clock
frequency distribution.
2
Xtal:
The output of the on-chip clock oscillator inverter.
3
Clock Out:
The buffered output of the on-chip-clock oscillator inverter. If a Xtal input is employed,
this output should be connected directly to Clock In pin. This output can support up to 3 additional
FX641 microcircuits. See Figure 4 for details of clock frequency distribution.
4
Clock In:
The 3.579545 clock pulse input to the internal clock dividers. If an externally generated
clock pulse input is employed, the Xtal/Clock input pin should be connected to V
DD
.
5
Output Enable:
For multi-chip output multiplexing; controls the state of both Ch1 and Ch2 outputs.
When this input is placed high (logic '1') both outputs are set to a high impedance. When placed low
(logic '0') both outputs are enabled.
6
Ch 2 Output:
The digital output of the Channel 2 SPM detector when enabled. The format of the
signal at this pin, in common with Ch 1, is selectable to either 'Tone Follower' or 'Packet' mode via the
Output Select input.
7
Ch 1 Output:
The digital output of the Channel 1 SPM detector when enabled. The format of the
signal at this pin, in common with Ch 2, is selectable to either 'Tone Follower' or 'Packet' mode via the
Output Select input.
8
V
BIAS
:
The output of the on-chip analogue bias circuitry. Held internally at V
DD
/2, this pin should be
decoupled to V
SS
(see Figure 2).
9
Ch 1 Amp Out:
The output of the Channel 1 Input Amplifier. See Figures 2 and 3.
10
Ch 1 Amp In (-):
The negative input to the Channel 1 Input Amplifier. See Figures 2 and 3.
11
Ch 1 Amp In (+):
The positive input to the Channel 1 Input Amplifier. See Figures 2 and 3.
12
V
SS
:
Negative supply rail (GND).