欢迎访问ic37.com |
会员登录 免费注册
发布采购

CMX868 参数 Datasheet PDF下载

CMX868图片预览
型号: CMX868
PDF下载: 下载PDF文件 查看货源
内容描述: 低功耗V.22调制解调器的双 [Low Power V.22 bis Modem]
分类和应用: 调制解调器
文件页数/大小: 48 页 / 650 K
品牌: CMLMICRO [ CML MICROCIRCUITS ]
 浏览型号CMX868的Datasheet PDF文件第1页浏览型号CMX868的Datasheet PDF文件第2页浏览型号CMX868的Datasheet PDF文件第3页浏览型号CMX868的Datasheet PDF文件第5页浏览型号CMX868的Datasheet PDF文件第6页浏览型号CMX868的Datasheet PDF文件第7页浏览型号CMX868的Datasheet PDF文件第8页浏览型号CMX868的Datasheet PDF文件第9页  
Low Power V.22 bis Modem
CMX868
1.3
Signal List
CMX868
D2/E2/P4
Pin No.
1
2
3
Signal
Name
XTALN
XTAL/CLOCK
RDRVN
Type
O/P
I/P
O/P
The output of the on-chip Xtal oscillator inverter.
The input to the oscillator inverter from the Xtal
circuit or external clock source.
Relay drive output, low resistance pull down to
V
SS
when active and medium resistance pull up
to V
DD
when inactive.
The negative supply rail (ground).
Schmitt trigger input to the Ring signal detector.
Connect to V
SS
if Ring Detector not used.
Open drain output and Schmitt trigger input
forming part of the Ring signal detector.
Connect to V
DD
if Ring Detector not used.
The positive supply rail. Levels and thresholds
within the device are proportional to this
voltage.
The output of the Rx Input Amplifier.
The inverting input to the Rx Input Amplifier
The non-inverting input to the Rx Input Amplifier
Internally generated bias voltage of
approximately V
DD
/2, except when the device
is in ‘Powersave’ mode when V
BIAS
will
discharge to V
SS
. Should be decoupled to V
SS
by a capacitor mounted close to the device pins.
The inverted output of the Tx Output Buffer.
The non-inverted output of the Tx Output Buffer.
The C-BUS chip select input from the
µC.
The C-BUS serial data input from the
µC.
The C-BUS serial clock input from the
µC.
A 3-state C-BUS serial data output to the
µC.
This output is high impedance when not sending
data to the
µC.
A ‘wire-ORable’ output for connection to a
µC
Interrupt Request input. This output is pulled
down to V
SS
when active and is high impedance
when inactive. An external pullup resistor is
required ie R1 of Figure 2
Description
4, 8, 12, 17, 21
5
6
V
SS
RD
RT
Power
I/P
BI
7, 16, 24
V
DD
Power
9
10
11
13
RXAFB
RXAN
RXA
V
BIAS
O/P
I/P
I/P
O/P
14
15
18
19
20
22
TXAN
TXA
CSN
COMMAND
DATA
SERIAL
CLOCK
REPLY DATA
O/P
O/P
I/P
I/P
I/P
T/S
23
IRQN
O/P
©
2004 CML Microsystems Plc
4
D/868/9