Digital PMR Radio Processor
CMX7131/CMX7141
6.15 C-BUS Register Summary
Table 16 C-BUS Registers
ADDR.
(hex)
Word Size
REGISTER
(bits)
$01
W
C-BUS RESET
0
$A7
$A8
$A9
$AA
$AB
$AC
$AD
$AE
$AF
W
W
R
AuxADC Configuration
16
16
16
16
16
16
16
16
AuxDAC Data and Control
AuxADC1 Data and Threshold Status/Checksum 2 hi
AuxADC2 Data and Threshold Status/Checksum 2 lo
SYSCLK 1 PLL Data
SYSCLK 1 Ref
SYSCLK 2 PLL Data
R
W
W
W
W
SYSCLK 2 Ref
reserved
$B0
$B1
$B2
$B3
$B4
$B5
$B6
$B7
$B8
$B9
$BA
$BB
$BC
$BD
$BE
$BF
W
W
W
W
R
W
W
W
R
Analogue Output Gain
Input Gain and Signal Routing
RF Synthesiser Data (CMX7131 only)
RF Synthesiser Control (CMX7131 only)
RF Synthesiser Status (CMX7131 only)
TxData 0
TxData 1
TxData 2
RxData 0/Checksum 1 hi
RxData 1/Checksum 1 lo
RxData 2
16
16
16
16
8
16
16
16
16
16
16
16
R
R
R
RxData 3
reserved
reserved
reserved
reserved
$C0
$C1
$C2
$C3
$C4
$C5
$C6
$C7
$C8
$C9
$CA
$CB
$CC
$CD
$CE
$CF
W
W
W
W
Power Down Control
Modem Control
TxAuxData Write
Vocoder Analogue Gain
reserved
Rx Data 4
IRQ Status
Modem Configuration
Programming Register
Modem Status
Tx Data 3
Tx Data 4
RxAuxData Read
Aux Config
Interrupt Mask
reserved
16
16
16
16
R
R
W
W
R
W
W
R
W
W
16
16
16
16
16
16
16
16
16
16
All other C-BUS addresses (including those not listed above) are either reserved for future use or allocated
for production testing and must not be accessed in normal operation.
2014 CML Microsystems Plc
Page 61
D/7141_FI-3.x/6