欢迎访问ic37.com |
会员登录 免费注册
发布采购

CMX218S1 参数 Datasheet PDF下载

CMX218S1图片预览
型号: CMX218S1
PDF下载: 下载PDF文件 查看货源
内容描述: ISDN数据/语音通信协议引擎 [ISDN Data/Telephony Protocol Engine]
分类和应用: 电信集成电路电信电路综合业务数字网通信
文件页数/大小: 34 页 / 354 K
品牌: CMLMICRO [ CML MICROCIRCUITS ]
 浏览型号CMX218S1的Datasheet PDF文件第1页浏览型号CMX218S1的Datasheet PDF文件第2页浏览型号CMX218S1的Datasheet PDF文件第3页浏览型号CMX218S1的Datasheet PDF文件第4页浏览型号CMX218S1的Datasheet PDF文件第6页浏览型号CMX218S1的Datasheet PDF文件第7页浏览型号CMX218S1的Datasheet PDF文件第8页浏览型号CMX218S1的Datasheet PDF文件第9页  
ISDN Data and Telephony Protocol Engine (no X.25)
CMX218
1.3
Signal List
S1 Package
80QFP
Pin No.
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
Signal
Description
Name
SCL
SDA
ISDNRST
RI1
DCD1
CTS1
RSTN
DV
DD1
XTALN
XTAL
DV
SS1
LED1
LED2
LED3
LED4
LED5
LED6
LED7
LED8
STN
LED9
WRN
RDN
A19
A18
A17
A16
A15
Type
O/P
BI
O/P
O/P
O/P
O/P
I/P
Power
O/P
I/P
Power
O/P
O/P
O/P
O/P
O/P
O/P
O/P
O/P
O/P
O/P
O/P
O/P
O/P
O/P
O/P
O/P
O/P
EEPROM - Serial Clock
EEPROM - Serial Data
ISDN S-interface Chip Reset
RS232 Port1 Ring Indicator (high when inactive)
RS232 Port1 Data Carrier Detect (high when inactive)
RS232 Port1 Clear To Send (high when inactive)
CMX218 Chip Reset (active low)
The digital positive supply rail. Levels and voltages are
dependent upon this supply. This pin should be
decoupled to DV
SS
by a capacitor
The output of the on-chip Xtal oscillator inverter
The input to the oscillator inverter from the Xtal circuit
The digital negative supply rail (ground)
POTS Port Off-Hook Indicator (HK1)
RS232 Port 1 Auto-Answer Indicator (AA)
RS232 Port 1 Data Carrier Detect Indicator (DCD)
RS232 Port 1 Ready To Send Indicator (RTS)
RS232 Port 1 Receive Data Indicator (RXD)
RS232 Port 1 Transmit Data Indicator (TXD)
RS232 Port 1 Data Terminal Ready Indicator (DTR)
ISDN Line Activated Indicator (AR)
Watchdog Timer Stimulus
POTS Port Call Connected Indicator (CN1)
Memory Write Access Strobe
Memory Read Access Strobe
Memory and Peripheral Address Bus
Memory and Peripheral Address Bus
Memory and Peripheral Address Bus
Memory and Peripheral Address Bus
Memory and Peripheral Address Bus
©
1999
Consumer Microcircuits Limited
©
1999
Chiron Technology Limited
5
D/218/1