CS8900A
Crystal LAN™ ISA Ethernet Controller
Enter Example Here
Entering this example, the receive buffer is empty and the
DMA Frame Count (PacketPage base + 0028h) is zero.
F
F
r
a
a
m
e
1
2
Frame 1 received and completely stored in on-chip RAM.
Frame 2 received and completely stored in on-chip RAM.
r
m
e
Time
At this point, the CS8900A does not have sufficient buffer
space for another complete large frame (1518 bytes).
F
r
a
m
e
3
Frame 3 starts to be received and passes the DA filter.
This activates Auto-Switch DMA.
Frame 1 is placed in host memory via DMA freeing
space for the incoming Frame 3. The CS8900A updates
the DMA Frame Count, DMA Start of Frame and DMA
Byte Count registers. It then sets the RxDMA DMAFrame
bit and generates an interrupt.
Receive DMA used
during this time.
Frame 2 is placed in host memory via DMA and the
CS8900A updates the DMA registers.
The host responds to the RxDMAFrame interrupt, and
reads the Frame Count register, which is cleared when
read. Since there are no receive interrupts pending, the
CS8900A exits DMA (assumes Frame 3 is still coming in).
Frame 3 is completely buffered in on-chip RAM, and
awaits processing by the host.
Exit Example
Figure 27. Example of Auto-Switch DMA
CIRRUS LOGIC PRODUCT DATA SHEET
DS271PP3
97
CIRRUS [ CIRRUS LOGIC ]
