CS8900A
Crystal LAN™ ISA Ethernet Controller
•
•
The host reads a zero value from the DMA
Frame Count register (PacketPage base +
0028h).
Register Name
Bit
7
Bit Name
StreamE
RxOKiE
Value
Register 3, RxCFG
1
1
8
9
or
A
RxDMAonly
or
AutoRxDMA
1
or
1
The CS8900A is not in the process of transfer-
ring a frame via DMA.
Register 5, RxCTL
Register B, BufCFG
8
7
RxOKA
RxDMAiE
RxDestiE
Rx128iE
1
1
0
0
5.5.6 Auto-Switch DMA Example
Figure 27 shows how the CS8900A enters and exits
Auto-Switch DMA mode.
F
B
Table 28. Stream Transfer Configuration
5.6 StreamTransfer
or more frames with the following characteristics
are received:
5.6.1 Overview
The CS8900A supports an optional feature,
StreamTransfer, that can reduce the amount of
CPU overhead associated with frame reception.
StreamTransfer works during periods of high re-
ceive activity by grouping multiple receive events
into a single interrupt, thereby reducing the number
of receive interrupts to the host processor. During
periods of peak loading, StreamTransfer will elim-
inate 7 out of every 8 interrupts, cutting interrupt
overhead by up to 87%.
1) pass the Destination Address filter;
2) are of legal length with valid CRC; and,
3) are spaced "back-to-back" (between 9.6 and 52
µs apart).
During a StreamTransfer cycle the CS8900A does
the following:
•
delays the normal RxOK interrupt associated
with the first receive frame;
5.6.2 Configuring the CS8900A for
StreamTransfer
•
•
switches to receive DMA mode;
transfers up to eight receive frames into host
memory via DMA;
StreamTransfer is enabled by setting the StreamE
bit along with either the AutoRxDMAE bit or the
RxDMAonly bit in register Receiver Configuration
(register 3). (StreamTransfer must not be selected
unless either one of AutoRxDMAE or RxDMA-
only is selected.)StreamTransfer only applies to
"good" frames (frames of legal length with valid
CRC). Therefore, the RxOKA bit and the RxOKiE
bit must both be set. Finally, StreamTransfer works
on whole packets and is not compatible with early
interrupts. This requires that the RxDestiE bit and
the Rx128iE bit both be clear.
•
•
•
•
•
updates the DMA Start-of-Frame register
(PacketPage base + 0026h);
updates the DMA Frame Count register (Pack-
etPage base + 0028h);
updates DMA Byte Count register (PacketPage
base + 002Ah);
sets the RxDMAFrame bit (Register C, BufE-
vent, Bit 7); and,
generates an RxDMAFrame interrupt.
Table 28 summarizes how to configure the
CS8900A for StreamTransfer.
5.6.4 Keeping StreamTransfer Mode Active
When the CS8900A initiates a StreamTransfer cy-
cle, it will continue to execute cycles as long as the
following conditions hold true:
5.6.3 StreamTransfer Operation
When StreamTransfer is enabled, the CS8900A
will initiate a StreamTransfer cycle whenever two
CIRRUS LOGIC PRODUCT DATA SHEET
96
DS271PP3
CIRRUS [ CIRRUS LOGIC ]
