欢迎访问ic37.com |
会员登录 免费注册
发布采购

CS8900A-IQ3 参数 Datasheet PDF下载

CS8900A-IQ3图片预览
型号: CS8900A-IQ3
PDF下载: 下载PDF文件 查看货源
内容描述: 水晶局域网? ISA以太网控制器 [Crystal LAN ⑩ ISA Ethernet Controller]
分类和应用: 控制器局域网以太网
文件页数/大小: 128 页 / 1360 K
品牌: CIRRUS [ CIRRUS LOGIC ]
 浏览型号CS8900A-IQ3的Datasheet PDF文件第60页浏览型号CS8900A-IQ3的Datasheet PDF文件第61页浏览型号CS8900A-IQ3的Datasheet PDF文件第62页浏览型号CS8900A-IQ3的Datasheet PDF文件第63页浏览型号CS8900A-IQ3的Datasheet PDF文件第65页浏览型号CS8900A-IQ3的Datasheet PDF文件第66页浏览型号CS8900A-IQ3的Datasheet PDF文件第67页浏览型号CS8900A-IQ3的Datasheet PDF文件第68页  
CS8900A  
Crystal LAN™ ISA Ethernet Controller  
4.4.17 Register 14: Line Status  
(LineST, Read-only, Address: PacketPage base + 0134h)  
7
6
5
4
3
2
1
0
LinkOK  
010100  
F
E
D
C
B
A
9
8
CRS  
PolarityOK  
10BT  
AUI  
LineST reports the status of the Ethernet physical interface.  
010100  
These bits provide an internal address used by the CS8900A to identify this as the Line Status  
Register. When reading this register, these bits will be 010100, where the LSB corresponds to  
Bit 0.  
LinkOK  
If set, the 10BASE-T link has not failed. When clear, the link has failed, either because the  
CS8900A has just come out of reset, or because the receiver has not detected any activity (link  
pulses or received packets) for at least 50 ms.  
AUI  
If set, the CS8900A is using the AUI.  
10BT  
If set, the CS8900A is using the 10BASE-T interface.  
PolarityOK  
If set, the polarity of the 10BASE-T receive signal (at the RXD+ / RXD- inputs) is correct. If clear,  
the polarity is reversed. If PolarityDis (Register 13, LineCTL, Bit C) is clear, the polarity is auto-  
matically corrected, if needed. The PolarityOK status bit shows the true state of the incoming  
polarity independent of the PolarityDis control bit. Thus, if PolarityDis is clear and PolarityOK is  
clear, then the receive polarity is inverted, and corrected.  
CRS  
This bit tells the host the status of an incoming frame. If CRS is set, a frame is currently being  
received. CRS remains asserted until the end of frame (EOF). At EOF, CRS goes inactive in  
about 1.3 to 2.3 bit times after the last low-to-high transition of the recovered data.  
Reset value is: 0000 0000 0001 0100  
CIRRUS LOGIC PRODUCT DATA SHEET  
64  
DS271PP3  
 复制成功!