CS8900A
Crystal LAN™ ISA Ethernet Controller
Status and Event Bits
Register
F
E
D
C
B
A
9
8
7
6
Number Name
(Offset)
Interrupt Status Queue
Reserved (register contents undefined)
0
ISQ
(0120h)
2
4
Extra
data
Runt
CRC
error
Broad- Individ- Hashed RxOK Dribble IAHash
Rx
cast
ual Adr
bits
(0124h) Event
Hash Table Index (alternate RxEvent meaning if
Hashed = 1 and RxOK = 1)
Hashed RxOK Dribble IAHash
bits
4
Rx
(0124h) Eventalt
Reserved (register contents undefined)
6
16coll
Number-of-Tx-collisions
Jabber Out-of-
Window
TxOK
SQE Loss-of-
error CRS
8
TxEvent
Buf
(0128h)
Reserved (register contents undefined)
Rx128 RxMiss TxUnder- Rdy4Tx RxDMA SWint
A
C
Rx
Dest
run
Frame
(012Ch) Event
Reserved (register contents undefined)
E
10-bit Receive Miss (RxMISS) counter, cleared when read
10
(0130h)
RxMISS
TxCOL
LineST
SelfST
BusST
10-bit Transmit Collision (TxCOL) counter, cleared when read
12
(0132h)
CRS
Polarity
OK
10BT
AUI
LinkOK
14
(0134h)
EESize
EL
present
EEPRO EEPRO SIBUSY INITD
M OK Mpresent
3.3 V
16
Active (0136h)
Rdy4Tx TxBid
18
NOW
Err
(0138h)
Reserved (register contents undefined)
1A
10-bit AUI Time Domain Reflectometer (TDR) counter, cleared when read
1C
TDR
(013Ch)
Reserved (register contents undefined)
1E
Table 15. Status and Control Register Descriptions (continued)
CIRRUS LOGIC PRODUCT DATA SHEET
DS271PP3
51