欢迎访问ic37.com |
会员登录 免费注册
发布采购

CS4926-CL 参数 Datasheet PDF下载

CS4926-CL图片预览
型号: CS4926-CL
PDF下载: 下载PDF文件 查看货源
内容描述: 多声道数字音频解码器 [Multi-Channel Digital Audio Decoders]
分类和应用: 解码器
文件页数/大小: 56 页 / 648 K
品牌: CIRRUS [ CIRRUS LOGIC ]
 浏览型号CS4926-CL的Datasheet PDF文件第47页浏览型号CS4926-CL的Datasheet PDF文件第48页浏览型号CS4926-CL的Datasheet PDF文件第49页浏览型号CS4926-CL的Datasheet PDF文件第50页浏览型号CS4926-CL的Datasheet PDF文件第52页浏览型号CS4926-CL的Datasheet PDF文件第53页浏览型号CS4926-CL的Datasheet PDF文件第54页浏览型号CS4926-CL的Datasheet PDF文件第55页  
CS4923/4/5/6/7/8/9  
WR, DS, EMWR, GPIO10—Host Write Strobe or Host Data Strobe or External Memory Write  
Enable or General Purpose Input & Output Number 10: Pin 4  
In Intel parallel host mode, this pin serves as the active-low data-write-input strobe. In  
Motorola parallel host mode, this pin serves as the active-low data-strobe-input signal. In serial  
host mode, this pin can serve as the external-memory active-low write-enable output signal.  
Also in serial host mode, this pin can serve as a general purpose input or output bit.  
BIDIRECTIONAL - Default: INPUT  
CS—Host Parallel Chip Select, Host Serial SPI Chip Select: Pin 18  
In parallel host mode, this pin serves as the active-low chip-select input signal. In serial host  
SPI mode, this pin is used as the active-low chip-select input signal. INPUT  
RESET—Master Reset Input: Pin 36  
Asynchronous active-low master reset input. Reset should be low at power-up to initialize the  
CS4923/4/5/6/7/8/9 and to guarantee that the device is not active during initial power-on  
stabilization periods. At the rising edge of reset the host interface mode is selected contingent  
on the state of the RD, WR and PSEL pins. Additionally, an autoboot sequence can be initiated  
if a serial control mode is selected and ABOOT is held low. If reset is low all bidirectional pins  
are high impedance inputs. INPUT  
SCDIO, SCDOUT, PSEL, GPIO9—Serial Control Port Data Input and Output, Parallel Port  
Type Select: Pin 19  
2
In I C mode, this pin serves as the open-drain bidirectional data pin. In SPI mode this pin  
serves as the data output pin. In parallel host mode, this pin is sampled at the rising edge of  
RESET to configure the parallel host mode as an Intel type bus or as a Motorola type bus. In  
parallel host mode, after the bus mode has been selected, the pin can function as a general-  
purpose input or output pin. BIDIRECTIONAL - Default: INPUT  
2
In I C mode this pin is an OPEN DRAIN I/O and requires a 4.7k Pull-Up  
EXTMEM, GPIO8—External Memory Chip Select or General Purpose Input & Output Number  
8: Pin 21  
In serial control port mode, this pin can serve as an output to provide the chip-select for an  
external byte-wide ROM. In parallel and serial host mode, this pin can also function as a  
general-purpose input or output pin. BIDIRECTIONAL - Default: INPUT  
INTREQ, ABOOT—Control Port Interrupt Request, Automatic Boot Enable: Pin 20  
Open-drain interrupt-request output. This pin is driven low to indicate that the DSP has  
outgoing control data and should be serviced by the host. Also in serial host mode, this signal  
initiates an automatic boot cycle from external memory if it is held low through the rising edge  
of reset. OPEN DRAIN I/O - Requires 4.7k Ohm Pull-Up  
AUDATA2—Digital Audio Output 2: Pin 39  
PCM multi-format digital-audio data output, capable of two-channel 20-bit output. This PCM  
output defaults to DGND as output until enabled by the DSP software. OUTPUT  
DS262F2  
51  
 复制成功!