欢迎访问ic37.com |
会员登录 免费注册
发布采购

CS4351-CZZ 参数 Datasheet PDF下载

CS4351-CZZ图片预览
型号: CS4351-CZZ
PDF下载: 下载PDF文件 查看货源
内容描述: 192 kHz立体声DAC 2 Vrms的线路输出 [192 kHz STEREO DAC WITH 2 Vrms LINE OUT]
分类和应用: 转换器数模转换器光电二极管
文件页数/大小: 41 页 / 1097 K
品牌: CIRRUS [ CIRRUS LOGIC ]
 浏览型号CS4351-CZZ的Datasheet PDF文件第24页浏览型号CS4351-CZZ的Datasheet PDF文件第25页浏览型号CS4351-CZZ的Datasheet PDF文件第26页浏览型号CS4351-CZZ的Datasheet PDF文件第27页浏览型号CS4351-CZZ的Datasheet PDF文件第29页浏览型号CS4351-CZZ的Datasheet PDF文件第30页浏览型号CS4351-CZZ的Datasheet PDF文件第31页浏览型号CS4351-CZZ的Datasheet PDF文件第32页  
CS4351  
6. REGISTER DESCRIPTION  
** All register access is R/W unless specified otherwise**  
6.1  
Chip ID - Register 01h  
7
6
5
PART2  
1
4
PART1  
1
3
PART0  
1
2
REV2  
-
1
REV1  
-
0
REV0  
-
PART4  
1
PART3  
1
Function:  
This register is Read-Only. Bits 7 through 3 are the part number ID which is 11111b and the remaining  
Bits (2 through 0) are for the chip revision (Rev. A = 000, Rev. B = 001, ...)  
6.2  
Mode Control 1 - Register 02h  
7
6
DIF2  
0
5
DIF1  
0
4
DIF0  
0
3
DEM1  
0
2
DEM0  
0
1
FM1  
0
0
FM0  
0
Reserved  
0
6.2.1 DIGITAL INTERFACE FORMAT (DIF2:0) BITS 6-4  
Function:  
These bits select the interface format for the serial audio input.  
The required relationship between the Left/Right clock, serial clock and serial data is defined by the Digital  
Interface Format and the options are detailed in Figures 5-7.  
DIF2  
DIF1  
DIF0  
DESCRIPTION  
Format  
FIGURE  
0
0
0
0
1
1
1
1
0
0
1
1
0
0
1
1
0
1
0
1
0
1
0
1
5
6
7
7
7
7
Left Justified, up to 24-bit data  
I S, up to 24-bit data  
0 (Default)  
2
1
2
3
4
5
Right Justified, 16-bit data  
Right Justified, 24-bit data  
Right Justified, 20-bit data  
Right Justified, 18-bit data  
Reserved  
Reserved  
Table 8. Digital Interface Formats  
28  
DS566PP2