欢迎访问ic37.com |
会员登录 免费注册
发布采购

CS4297A-JQZ 参数 Datasheet PDF下载

CS4297A-JQZ图片预览
型号: CS4297A-JQZ
PDF下载: 下载PDF文件 查看货源
内容描述: 清澈如水晶™ SoundFusion ™音频编解码器'97 [CrystalClear㈢ SoundFusion⑩ Audio Codec ‘97]
分类和应用: 解码器编解码器消费电路商用集成电路
文件页数/大小: 52 页 / 1251 K
品牌: CIRRUS [ CIRRUS LOGIC ]
 浏览型号CS4297A-JQZ的Datasheet PDF文件第35页浏览型号CS4297A-JQZ的Datasheet PDF文件第36页浏览型号CS4297A-JQZ的Datasheet PDF文件第37页浏览型号CS4297A-JQZ的Datasheet PDF文件第38页浏览型号CS4297A-JQZ的Datasheet PDF文件第40页浏览型号CS4297A-JQZ的Datasheet PDF文件第41页浏览型号CS4297A-JQZ的Datasheet PDF文件第42页浏览型号CS4297A-JQZ的Datasheet PDF文件第43页  
CS4297A  
cuitry. All analog components and traces should be  
located over the analog ground plane and all digital  
components and traces should be located over the  
digital ground plane.  
7. SONY/PHILIPS DIGITAL  
INTERFACE (S/PDIF)  
The S/PDIF digital output is used to interface the  
CS4297A to consumer audio equipment external to  
the PC. This output provides an interface for stor-  
ing digital audio data or playing digital audio data  
to digital speakers. Figure 20 illustrates the circuits  
necessary for implementing the IEC-958 optical or  
consumer interface. For further information on  
S/PDIF operation see application note AN22: Over-  
view of Digital Audio Interface Data Structures [3].  
For further information on S/PDIF recommended  
transformers see application note AN134: AES and  
S/PDIF Recommended Transformers [4].  
The common connection point between the two  
ground planes (required to maintain a common  
ground voltage potential) should be located under  
the CS4297A. The AC-link digital interface con-  
nection traces should be routed such that the digital  
ground plane lies underneath these signals (on the  
internal ground layer). This applies along the entire  
length of these traces from the AC 97 controller to  
the CS4297A.  
Refer to the Application Note AN18: Layout and  
Design Rules for Data Converters and Other  
Mixed Signal Devices [2] for more information on  
layout and design rules.  
8. GROUNDING AND LAYOUT  
Figure 21 on page 40 shows the conceptual layout  
for the CS4297A. The decoupling capacitors  
should be located physically as close to the pins as  
possible. Also note the connection of the REFFLT  
decoupling capacitors to the ground return trace  
connected directly to the ground return pin, AVss1.  
It is strongly recommended that separate analog  
and digital ground planes be used. Separate ground  
planes keep digital noise and return currents from  
modulating the CS4297A ground potential and de-  
grading performance. The digital ground pins  
should be connected to the digital ground plane and  
kept separate from the analog ground connections  
of the CS4297A and any other external analog cir-  
5
J1  
4
3
2
1
R1  
SPDO/SDO2  
8.2 k  
+5V_PCI  
S/PDIF_OUT  
SPDO/SDO2  
DGND  
DGND  
R2  
T1  
0.1 µF  
6
DVdd 3.3V  
R1 247.5  
R2 107.6  
5V  
375 Ω  
93.75  
DGND  
DGND  
TOTX-173  
Figure 20. S/PDIF Output  
DS318PP6  
39  
 复制成功!