欢迎访问ic37.com |
会员登录 免费注册
发布采购

CS42426-DQZR 参数 Datasheet PDF下载

CS42426-DQZR图片预览
型号: CS42426-DQZR
PDF下载: 下载PDF文件 查看货源
内容描述: 114分贝192千赫6声道编解码器PLL [114 dB, 192 kHz 6-Ch Codec with PLL]
分类和应用: 解码器编解码器消费电路商用集成电路
文件页数/大小: 73 页 / 1381 K
品牌: CIRRUS [ CIRRUS LOGIC ]
 浏览型号CS42426-DQZR的Datasheet PDF文件第65页浏览型号CS42426-DQZR的Datasheet PDF文件第66页浏览型号CS42426-DQZR的Datasheet PDF文件第67页浏览型号CS42426-DQZR的Datasheet PDF文件第68页浏览型号CS42426-DQZR的Datasheet PDF文件第69页浏览型号CS42426-DQZR的Datasheet PDF文件第70页浏览型号CS42426-DQZR的Datasheet PDF文件第71页浏览型号CS42426-DQZR的Datasheet PDF文件第73页  
CS42426  
15.REVISION HISTORY  
Release  
Date  
Changes  
A1  
A2  
May 2003  
August 2004  
Advance Release  
Added lead free part numbers.  
F1  
November 2005 Final Release  
Added Revision History table on page 71.  
Updated registers 6.6.6 and 6.6.7 on page 47.  
Updated registers 6.7.4 and 6.7.5 on page 49.  
Updated PLL components in Table 16 on page 62.  
Added OMCK Frequency specification in the Switching Characteristics  
table on page 11.  
Updated ADC Input Impedance and Offset Error specifications in the  
Analog Input Characteristics table on page 7.  
Updated the DAC Full-Scale Voltage, Output Impedance, and Gain Drift  
specifications in the Analog Output Characteristics table on page 9.  
Updated specification conditions for the analog input characteristics on  
page 7.  
Updated specification conditions for the analog output characteristics on  
page 9.  
Updated specification of t , t , t , and t  
in the Switching  
ds dh dpd  
lrpd  
Characteristics table on page 11.  
Corrected reference to the SW_CTRL[1:0] bits in section 4.4.3 on page 24.  
Moved the VQ and FILT+ specifications from the Analog Input  
Characteristics table on page 7 to the DC Electrical Characteristics table  
on page 14.  
Updated the Power Supply Current and Power Consumption  
specifications in the DC Electrical Characteristics table on page 14.  
Updated section 4.4.4 on page 24.  
Corrected default value of the Chip_ID[3:0] bits in register 01h on  
pages 39 and 42.  
Updated default value of the Rev_ID[3:0] bits in register 01h on pages 39  
and 42.  
Updated PLL_CLK[2:0] bit description on page 49.  
72  
DS604F1