欢迎访问ic37.com |
会员登录 免费注册
会员中心
企业资讯   人才招聘  
电子百科

电子百科

Datasheet下载 IC品牌 缩略语 技术文章 IC型号

产品导航

ABCDEFGHIJKLMNOPQRSTUVWXYZ0123456789
PDF
  • 产品
  • PDF

    • 最近搜索

    热门搜索

    搜索
    发布采购

    CS42418-DQZR 参数 Datasheet PDF下载

    CS42418-DQZR图片预览
    型号： CS42418-DQZR
    PDF下载： 下载PDF文件 查看货源
    内容描述： 110分贝， 192 kHz的8通道编解码器PLL [110 dB, 192 kHz 8-Ch Codec with PLL]
    分类和应用： 解码器编解码器
    文件页数/大小： 73 页 / 1384 K
    品牌： CIRRUS [ CIRRUS LOGIC ]
     浏览型号CS42418-DQZR的Datasheet PDF文件第1页浏览型号CS42418-DQZR的Datasheet PDF文件第2页浏览型号CS42418-DQZR的Datasheet PDF文件第4页浏览型号CS42418-DQZR的Datasheet PDF文件第5页浏览型号CS42418-DQZR的Datasheet PDF文件第6页浏览型号CS42418-DQZR的Datasheet PDF文件第7页浏览型号CS42418-DQZR的Datasheet PDF文件第8页浏览型号CS42418-DQZR的Datasheet PDF文件第9页  
    CS42418
    6.7 Clock Control (address 06h) ........................................................................................................... 48
    6.8 OMCK/PLL_CLK Ratio (address 07h) (Read Only) ....................................................................... 49
    6.9 Clock Status (address 08h) (Read Only) ........................................................................................ 50
    6.10 Volume Transition Control (address 0Dh) .................................................................................... 51
    6.11 Channel Mute (address 0Eh) ........................................................................................................ 52
    6.12 Volume Control (addresses 0Fh, 10h, 11h, 12h, 13h, 14h, 15h, 16h) ...................................... 53
    6.13 Channel Invert (address 17h) ....................................................................................................... 53
    6.14 Mixing Control Pair 1 (Channels A1 & B1)(address 18h)
    Mixing Control Pair 2 (Channels A2 & B2)(address 19h)
    Mixing Control Pair 3 (Channels A3 & B3)(address 1Ah)
    Mixing Control Pair 4 (Channels A4 & B4)(address 1Bh) ............................................................ 53
    6.15 ADC Left Channel Gain (address 1Ch) ........................................................................................ 55
    6.16 ADC Right Channel Gain (address 1Dh) ...................................................................................... 55
    6.17 Interrupt Control (address 1Eh) .................................................................................................... 55
    6.18 Interrupt Status (address 20h) (Read Only) ................................................................................. 56
    6.19 Interrupt Mask (address 21h) ....................................................................................................... 57
    6.20 Interrupt Mode MSB (address 22h)
    Interrupt Mode LSB (address 23h) ............................................................................................... 57
    6.21 Mutec Pin Control (address 28h) .................................................................................................. 57
    6.22 General-Purpose Pin Control (addresses 29h to 2Fh) ................................................................. 58
    7. PARAMETER DEFINITIONS ................................................................................................................ 60
    8. APPENDIX A: EXTERNAL FILTERS ................................................................................................... 61
    8.1 ADC Input Filter .............................................................................................................................. 61
    8.2 DAC Output Filter ........................................................................................................................... 61
    9. APPENDIX B: PLL FILTER .................................................................................................................. 62
    9.1 External Filter Components ............................................................................................................ 62
    9.1.1 General .................................................................................................................................. 62
    9.1.2 Capacitor Selection ............................................................................................................... 62
    9.1.3 Circuit Board Layout .............................................................................................................. 63
    10. APPENDIX C: ADC FILTER PLOTS .................................................................................................. 64
    11. APPENDIX D: DAC FILTER PLOTS .................................................................................................. 66
    12. PACKAGE DIMENSIONS ............................................................................................................... 70
    THERMAL CHARACTERISTICS .......................................................................................................... 70
    13. ORDERING INFORMATION .............................................................................................................. 71
    14. REFERENCES .................................................................................................................................... 71
    15. REVISION HISTORY ......................................................................................................................... 72
    LIST OF FIGURES
    Figure 1.Serial Audio Port Master Mode Timing ....................................................................................... 11
    Figure 2.Serial Audio Port Slave Mode Timing ......................................................................................... 11
    Figure 3.Control Port Timing - I²C Format ................................................................................................. 12
    Figure 4.Control Port Timing - SPI Format ................................................................................................ 13
    Figure 5.Typical Connection Diagram ....................................................................................................... 18
    Figure 6.Typical Connection Diagram using the PLL ................................................................................ 19
    Figure 7.Full-Scale Analog Input ............................................................................................................... 20
    Figure 8.Full-Scale Output ........................................................................................................................ 21
    Figure 9.ATAPI Block Diagram (x = channel pair 1, 2, 3, 4) ..................................................................... 22
    Figure 10.Clock Generation ...................................................................................................................... 23
    Figure 11.Right-Justified Serial Audio Formats ......................................................................................... 27
    Figure 12.I²S Serial Audio Formats ........................................................................................................... 28
    Figure 13.Left-Justified Serial Audio Formats ........................................................................................... 28
    Figure 14.One Line Mode #1 Serial Audio Format .................................................................................... 29
    Figure 15.One Line Mode #2 Serial Audio Format .................................................................................... 29
    DS603F1
    3

    IC37:专业IC行业平台

    专业IC领域供求交易平台:提供全面的IC Datasheet资料和资讯，Datasheet 1000万数据，IC品牌1000多家。

    网站导航 Datasheet资料库 电子术语 电子百科
    服务中心 常见问题 委托交易 会员服务
    关于我们 公司简介 联系我们 免责申明

    产品索引：ABCDEFGHIJKLMNOPQRSTUVWXYZ0123456789

    深圳网络警察报警平台 公共信息安全网络监察 经营性网站备案信息 不良信息举报中心 工商网监电子标识 全国公安机关备案
    服务电话： 0755-32882616 0755-32882606 0755-32882608 0755-32882607 值班和投诉电话：13715251531 ©2004-2024 IC37网 版权所有：ic37.com 版权申明 公网安备44030402000606 粤ICP备13051289号-6