欢迎访问ic37.com |
会员登录 免费注册
发布采购

CS42325 参数 Datasheet PDF下载

CS42325图片预览
型号: CS42325
PDF下载: 下载PDF文件 查看货源
内容描述: 10式, 6手续, 2 Vrms的音频编解码器与耳机 [10-In, 6-Out, 2 Vrms Audio CODEC with Headphone]
分类和应用: 解码器编解码器
文件页数/大小: 71 页 / 1252 K
品牌: CIRRUS [ CIRRUS LOGIC ]
 浏览型号CS42325的Datasheet PDF文件第36页浏览型号CS42325的Datasheet PDF文件第37页浏览型号CS42325的Datasheet PDF文件第38页浏览型号CS42325的Datasheet PDF文件第39页浏览型号CS42325的Datasheet PDF文件第41页浏览型号CS42325的Datasheet PDF文件第42页浏览型号CS42325的Datasheet PDF文件第43页浏览型号CS42325的Datasheet PDF文件第44页  
CS42325  
4.6  
Device Control  
In Software Mode, all functions and features may be controlled either by two-wire I²C or SPI Software Mode  
interface. In Hardware Mode, a limited feature set may be controlled via hardware control pins.  
4.6.1  
Hardware Mode  
A limited feature-set is available when the CS42325 powers up in Hardware Mode (see “Recommended  
Power-Up Sequence, Hardware Mode” on page 38) and may be controlled via hardware control pins.  
Table 9 shows a list of functions/features, the default configuration and the associated hardware control  
available.  
Hardware Mode Feature Summary  
Feature/Function  
Default Configuration  
Powered Up  
Hardware Control  
-
-
-
-
-
Power Control  
ADC  
DAC1  
DAC2  
Powered Up  
Powered Up  
SP_ERROR  
Auto Detect  
Enabled; Active low, open drain  
Enabled  
(256x/128xFs, 512x/256xFs only)  
“M0” and “M1”, pins 1 and 2  
Serial Port Master/Slave and Speed Mode  
Async / Sync Mode  
(Selectable)  
Synchronous only  
(Selectable)  
(see page 29)  
-
“MDIV” pin 3  
(see page 30)  
MCLK Divide  
“DIF” pin 5  
(see page 32)  
Serial Port Interface Format  
Serial Port 1  
Serial Port 2  
(Selectable)  
Freeze Bit Settings  
ADC Volume & Gain  
Disabled  
Enabled  
Disabled  
Disabled  
Disabled  
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
Soft Ramp  
Zero Cross  
Mute  
Invert  
Volume  
0 dB  
Enabled  
Continuous DC Subtraction  
AIN1  
ADC High-Pass Filter  
ADC High-Pass Filter Freeze  
AIN Input Select to ADC  
(SDOUT source)  
Enabled  
Disabled  
Disabled  
Disabled  
DAC1 & DAC2 Volume & Gain  
Soft Ramp  
Zero Cross  
Mute  
Invert  
Mixer  
Volume  
Disabled (‘00’)  
0 dB  
DAC1 & DAC2 De-Emphasis  
AOUT1x  
AOUT2x  
Disabled  
source  
source  
source  
Output of DAC1  
Output of DAC2  
AIN1x  
AOUT3x/HPx  
MUTE pin 4  
(see page 37)  
AOUTxx  
MUTE  
(Selectable)  
Table 9. Hardware Mode Feature Summary  
40  
DS838A2