欢迎访问ic37.com |
会员登录 免费注册
发布采购

CS4239-KQ 参数 Datasheet PDF下载

CS4239-KQ图片预览
型号: CS4239-KQ
PDF下载: 下载PDF文件 查看货源
内容描述: CrystalClear⑩ ISA便携式音频系统 [CrystalClear⑩ Portable ISA Audio System]
分类和应用: 便携式
文件页数/大小: 98 页 / 1035 K
品牌: CIRRUS [ CIRRUS LOGIC ]
 浏览型号CS4239-KQ的Datasheet PDF文件第3页浏览型号CS4239-KQ的Datasheet PDF文件第4页浏览型号CS4239-KQ的Datasheet PDF文件第5页浏览型号CS4239-KQ的Datasheet PDF文件第6页浏览型号CS4239-KQ的Datasheet PDF文件第8页浏览型号CS4239-KQ的Datasheet PDF文件第9页浏览型号CS4239-KQ的Datasheet PDF文件第10页浏览型号CS4239-KQ的Datasheet PDF文件第11页  
CS4239  
TM  
CrystalClear Portable ISA Audio System  
ADC1/DAC1 DIGITAL FILTER CHARACTERISTICS (Note 1)  
Parameter  
Symbol  
Min  
Typ  
Max  
Units  
Passband  
0
0.40xFs  
+0.5  
Hz  
dB  
dB  
Hz  
Hz  
dB  
s
Frequency Response  
Passband Ripple  
Transition Band  
Stop Band  
-1.0  
(0-0.40xFs)  
±0.1  
0.40xFs  
0.60xFs  
74  
0.60xFs  
Stop Band Rejection  
Group Delay  
8- and 16-bit formats  
10/Fs  
Group Delay Variation vs. Frequency  
ADC1  
DAC1  
0.0  
0.1/Fs  
µs  
µs  
Timing Parameters (TA = 25 °C; VA, VD1, VDF1-VDF3 = +5 V; outputs loaded with 30 pF;  
Input Levels: Logic 0 = 0 V, Logic 1 = VD1, Rise/Fall time = 2 ns; Input/Output reference levels = 2.5 V)  
Parameter  
E2PROM Timing (Note 1)  
Symbol  
Min  
Max  
Units  
SCL Low to SDA Data Out Valid  
Start Condition Hold Time  
Clock Low Period  
tAA  
0
3.5  
µs  
µs  
µs  
µs  
µs  
tHD:STA  
tLSCL  
4.0  
4.7  
4.0  
4.7  
Clock High Period  
tHSCL  
Start Condition Setup Time  
tSU:STA  
(for a Repeated Start Condition)  
Data In Hold Time  
tHD:DAT  
tSU:DAT  
tR  
0
µs  
ns  
µs  
ns  
µs  
ns  
Data In Setup Time  
250  
SDA and SCL Rise Time  
SDA and SCL Fall Time  
Stop Condition Setup Time  
Data Out Hold Time  
(Note 7)  
1
tF  
300  
tSU:STO  
tDH  
4.7  
0
ZVPORT Timing  
ZLRCK delay after ZSCLK rising (to be ignored)  
ZLRCK setup before ZSCLK rising  
ZSCLK low period  
tslrd  
tslrs  
2
ns  
ns  
ns  
ns  
ns  
ns  
32  
22  
22  
32  
2
tsclkl  
tsclkh  
tsdlrs  
tsdh  
ZSCLK high period  
ZSDATA setup to ZSCLK rising  
ZSDATA hold after ZSCLK rising  
Notes 7. Rise time on SDA is determined by the capacitance of the SDA line with all connected gates and the  
external pullup resistor required.  
DS253PP2  
7