欢迎访问ic37.com |
会员登录 免费注册
发布采购

CS4220 参数 Datasheet PDF下载

CS4220图片预览
型号: CS4220
PDF下载: 下载PDF文件 查看货源
内容描述: 24位立体声音频编解码器3V接口 [24-Bit Stereo Audio Codec with 3V Interface]
分类和应用: 解码器编解码器
文件页数/大小: 32 页 / 744 K
品牌: CIRRUS [ CIRRUS LOGIC ]
 浏览型号CS4220的Datasheet PDF文件第5页浏览型号CS4220的Datasheet PDF文件第6页浏览型号CS4220的Datasheet PDF文件第7页浏览型号CS4220的Datasheet PDF文件第8页浏览型号CS4220的Datasheet PDF文件第10页浏览型号CS4220的Datasheet PDF文件第11页浏览型号CS4220的Datasheet PDF文件第12页浏览型号CS4220的Datasheet PDF文件第13页  
CS4220 CS4221  
2
SWITCHING CHARACTERISTICS - CONTROL PORT - I C MODE (CS4221)  
(TA = 25° C; VA, VD = 4.75 V - 5.25 V; Inputs: Logic 0 = DGND, Logic 1 = VD; CL = 30 pF)  
Parameter  
Symbol  
Min  
Max  
Unit  
I2C® Mode (SPI/I2C = 1)  
SCL Clock Frequency  
fscl  
tirs  
-
100  
-
kHz  
50  
µs  
RST rising edge to Start  
(Note 15)  
Bus Free Time between transmissions  
Start Condition Hold Time (prior to first clock pulse)  
Clock Low Time  
tbuf  
thdst  
tlow  
thigh  
tsust  
thdd  
tsud  
trc  
4.7  
4.0  
4.7  
4.0  
4.7  
0
-
µs  
µs  
µs  
µs  
µs  
µs  
ns  
ns  
ns  
µs  
ns  
µs  
-
-
-
Clock High Time  
Setup time for repeated Start Condition  
SDA hold time for SCL falling  
SDA setup time to SCL rising  
Rise time of SCL  
-
(Note 16)  
-
250  
-
-
25  
25  
1
Fall time of SCL  
tfc  
-
Rise time of SDA  
trd  
-
Fall time of SDA  
tfd  
-
300  
-
Setup time for Stop Condition  
tsusp  
4.7  
Notes: 15. Not tested but guaranteed by design.  
16. Data must be held for sufficient time to bridge the 300 ns transition time of SCL.  
RST  
t
irs  
Repeated  
Start  
Stop  
Start  
Stop  
t
t
rd  
fd  
SDA  
SCL  
t
t
t
t
t
buf  
t
high  
hdst  
fc  
susp  
hdst  
t
t
t
t
t
sust  
sud  
rc  
low  
hdd  
Figure 3. I2C Control Port Timing  
DS284PP3  
9