欢迎访问ic37.com |
会员登录 免费注册
发布采购

CS4205-KQZ 参数 Datasheet PDF下载

CS4205-KQZ图片预览
型号: CS4205-KQZ
PDF下载: 下载PDF文件 查看货源
内容描述: CrystalClear®音频编解码器'97便携式电脑 [CrystalClear® Audio Codec ’97 for Portable Computing]
分类和应用: 解码器编解码器电脑便携式
文件页数/大小: 81 页 / 1496 K
品牌: CIRRUS [ CIRRUS LOGIC ]
 浏览型号CS4205-KQZ的Datasheet PDF文件第23页浏览型号CS4205-KQZ的Datasheet PDF文件第24页浏览型号CS4205-KQZ的Datasheet PDF文件第25页浏览型号CS4205-KQZ的Datasheet PDF文件第26页浏览型号CS4205-KQZ的Datasheet PDF文件第28页浏览型号CS4205-KQZ的Datasheet PDF文件第29页浏览型号CS4205-KQZ的Datasheet PDF文件第30页浏览型号CS4205-KQZ的Datasheet PDF文件第31页  
CS4205  
5.1  
Reset Register (Index 00h)  
D15  
D14  
D13  
D12  
D11  
D10  
D9  
D8  
D7  
D6  
D5  
D4  
D3  
D2  
D1  
D0  
0
SE4  
SE3  
SE2  
SE1  
SE0  
0
ID8  
ID7  
0
ID5  
0
ID3  
ID2  
0
ID0  
SE[4:0]  
ID8  
SRS 3D Stereo Enhancement. SE[4:0] = 01001, indicating this feature is present.  
18-bit ADC Resolution. The ID8 bit is ‘set’, indicating this feature is present.  
20-bit DAC resolution. The ID7 bit is ‘set’, indicating this feature is present.  
Loudness. The ID5 bit is ‘set’, indicating this feature is present.  
ID7  
ID5  
ID3  
Simulated Stereo. The ID3 bit is ‘set’, indicating this feature is present.  
Bass & Treble. The ID2 bit is ‘set’, indicating this feature is present.  
Dedicated Mic PCM in Channel. The ID0 bit is ‘set’, indicating this feature is present.  
25ADh. The data in this register is read-only data.  
ID2  
ID0  
Default  
Any write to this register causes a Register Reset of the audio control (Index 00h - 3Ah) and Cirrus Logic defined  
(Index 5Ah - 7Ah) registers. A read from this register returns configuration information about the CS4205.  
5.2  
Master Volume Register (Index 02h)  
D15  
D14  
D13  
D12  
D11  
D10  
D9  
D8  
D7  
D6  
D5  
D4  
D3  
D2  
D1  
D0  
Mute  
0
ML5  
ML4  
ML3  
ML2  
ML1  
ML0  
0
0
MR5 MR4 MR3 MR2 MR1 MR0  
Mute  
Master Mute. Setting this bit mutes the LINE_OUT_L/R output signals.  
ML[5:0]  
Master Volume Left. These bits control the left master output volume. Each step corresponds  
to 1.5 dB gain adjustment, with a total available range from 0 dB to -46.5 dB attenuation. Set-  
ting the ML5 bit sets the left channel attenuation to -46.5 dB by forcing ML[4:0] to a ‘1’ state.  
ML[5:0] will read back 011111 when ML5 has been ‘set’. See Table 4 for further details.  
MR[5:0]  
Default  
Master Volume Right. These bits control the right master output volume. Each step corre-  
sponds to 1.5 dB gain adjustment, with a total available range from 0 dB to -46.5 dB attenu-  
ation. Setting the MR5 bit sets the right channel attenuation to -46.5 dB by forcing MR[4:0] to  
a ‘1’ state. MR[5:0] will read back 011111 when MR5 has been ‘set’. See Table 4 for further  
details.  
8000h. This value corresponds to 0 dB attenuation and Mute ‘set’.  
Mx5 - Mx0 Mx5 - Mx0  
Gain  
Write  
000000  
000001  
Read  
000000  
000001  
Level  
0 dB  
-1.5 dB  
...  
011111  
100000  
...  
011111  
011111  
...  
-46.5 dB  
-46.5 dB  
...  
111111  
011111  
-46.5 dB  
Table 4. Analog Mixer Output Attenuation  
DS489PP4  
27