欢迎访问ic37.com |
会员登录 免费注册
发布采购

CS1612-FSZ 参数 Datasheet PDF下载

CS1612-FSZ图片预览
型号: CS1612-FSZ
PDF下载: 下载PDF文件 查看货源
内容描述: [IC Socket]
分类和应用:
文件页数/大小: 16 页 / 455 K
品牌: CIRRUS [ CIRRUS LOGIC ]
 浏览型号CS1612-FSZ的Datasheet PDF文件第7页浏览型号CS1612-FSZ的Datasheet PDF文件第8页浏览型号CS1612-FSZ的Datasheet PDF文件第9页浏览型号CS1612-FSZ的Datasheet PDF文件第10页浏览型号CS1612-FSZ的Datasheet PDF文件第12页浏览型号CS1612-FSZ的Datasheet PDF文件第13页浏览型号CS1612-FSZ的Datasheet PDF文件第14页浏览型号CS1612-FSZ的Datasheet PDF文件第15页  
CS1610/11/12/13  
A quasi-resonant buck stage is illustrated in Figure 13. The  
buck stage is controlled by measuring current in the buck  
inductor and voltage on the auxiliary winding.  
The FBGain input is set using resistor RFBGAIN. Resistor  
RFBGAIN must be selected to ensure that the switching  
period TT is greater than the resonant switching period Tcritical  
at maximum output power. See Equation 5:  
VBST  
LED +  
TT  Tcritical = T1 + T2  
[Eq.5]  
C8  
D8  
C9  
where,  
critical = resonant switching period at maximum power  
T
LED -  
L3  
T1 = gate turn-on time  
T2 = demagnetization time  
CS1612/13  
Q4  
13  
15  
GD  
The total switching period TT is computed for flyback topology  
using Equation 6:  
R12  
R13  
FBAUX  
FBGain  
------------------  
TT IPKFBT2   
[Eq.6]  
11  
FBSENSE  
GND FBGAIN  
12  
R11  
where,  
9
RFBGAIN  
= dimming factor, proportional to the duty cycle of the  
dimmer, between 0 and 1  
Figure 13. Buck Model  
I
PK(FB) = transformer primary winding current  
FBGain = constant TT/T2; computed at full load  
The digital buck algorithm ensures monotonic dimming from  
2% to 100% of the dimming range with a linear relationship  
between the dimming signal and the LED current.  
For buck topology, the total switching period TT is computed  
using Equation 7:  
FBGain  
------------------  
TT IPKFB T1 + T2   
[Eq.7]  
Quasi-resonant operation is achieved by detecting second  
stage inductor demagnetization via an auxiliary winding. The  
digital control algorithm rejects line-frequency ripple created  
on the second stage input by the front-end boost stage,  
resulting in the highest possible LED efficiency and long LED  
life.  
where,  
= dimming factor, proportional to the duty cycle of the  
dimmer, between 0 and 1  
I
PK(FB) = transformer primary winding current  
5.7.1 Auxiliary Winding Configuration  
FBGain = constant TT/(T1 + T2); computed at full load  
The auxiliary winding is also used for zero-current  
detection (ZCD) and overvoltage protection (OVP). The  
auxiliary winding is sensed through the FBAUX pin of the IC.  
An appropriate value for resistor RFBGAIN needs to be  
selected to provide the correct gain constant FBGain. Resistor  
RFBGAIN is calculated using Equation 8:  
5.7.2 Control Parameters  
The second stage control parameters assure the following:  
62.5k  
FBGain 21  
------------------------------------------  
=
RFBGAIN  
[Eq.8]  
Line Regulation — The LED current remains constant  
despite a ±10% AC line voltage variation.  
The value of gain constant FBGain also has a bearing on the  
linearity of the dimming factor versus the LED current curve  
and must be selected using Application Note AN364: Design  
Guide for a CS1610 and CS1611 Dimmer-compatible SSL  
Circuit and AN372: Design Guide for a CS1612 and CS1613  
Dimmer-compatible SSL Circuit.  
Effect of Variation in Transformer Magnetizing  
Inductance — The LED current remains constant over  
a ±20% variation in magnetizing inductance.  
The second stage requires three inputs and generates one  
key output. The FBSENSE pin is used to sense the current in  
the second stage inductor. When the current reaches a certain  
threshold, the gate drive turns ‘OFF’ (output on pin GD). The  
sensed current and the FBGain input are used to determine the  
total switching period TT. The zero-current detect input on pin  
FBAUX is used to determine the demagnetization period T2.  
The controller then uses the total switching period TT to  
determine gate turn-on time.  
5.7.3 Output Open Circuit Protection  
Output open circuit protection and output overvoltage  
protection (OVP) is implemented by monitoring the output  
voltage through the transformer auxiliary winding. If the  
voltage on the FBAUX pin exceeds the threshold  
voltage VOVP(th) of 1.25V, a fault condition occurs. The IC  
output is disabled, and the controller attempts to restart after  
one second.  
DS929F6  
11