欢迎访问ic37.com |
会员登录 免费注册
发布采购

CL-PD6710-VC-A 参数 Datasheet PDF下载

CL-PD6710-VC-A图片预览
型号: CL-PD6710-VC-A
PDF下载: 下载PDF文件 查看货源
内容描述: [PCMCIA Bus Controller, MOS, PQFP144, VQFP-144]
分类和应用: PC
文件页数/大小: 128 页 / 1552 K
品牌: CIRRUS [ CIRRUS LOGIC ]
 浏览型号CL-PD6710-VC-A的Datasheet PDF文件第76页浏览型号CL-PD6710-VC-A的Datasheet PDF文件第77页浏览型号CL-PD6710-VC-A的Datasheet PDF文件第78页浏览型号CL-PD6710-VC-A的Datasheet PDF文件第79页浏览型号CL-PD6710-VC-A的Datasheet PDF文件第81页浏览型号CL-PD6710-VC-A的Datasheet PDF文件第82页浏览型号CL-PD6710-VC-A的Datasheet PDF文件第83页浏览型号CL-PD6710-VC-A的Datasheet PDF文件第84页  
CL-PD6710/’22  
ISA–to–PC-Card Host Adapters  
12.3 GPSTB in Suspend Mode  
GPSTB read and write strobes operate while the device is in suspend mode, but they are not allowed  
when the device is in hardware-assisted ‘Super-Suspend’ mode (AEN held high while in Suspend mode).  
A clock to the CL-PD6722 is not required for the external signal at GPSTB to occur, but shadowing of write  
values in the internal register at Extended Index 0Ah requires that the CL-PD67XX is not in Suspend  
mode so there is an active internal clock for register writes.  
80  
May 1997  
USING GPSTB PINS FOR EXTERNAL PORT CONTROL  
(CL-PD6722 only)  
PRELIMINARY DATA SHEET v3.1