欢迎访问ic37.com |
会员登录 免费注册
发布采购

CL-CS3712-33QC-A 参数 Datasheet PDF下载

CL-CS3712-33QC-A图片预览
型号: CL-CS3712-33QC-A
PDF下载: 下载PDF文件 查看货源
内容描述: 综合AVI / ATAPI DVD驱动器管理器 [Integrated AVI/ATAPI DVD Drive Manager]
分类和应用: 驱动器DVD
文件页数/大小: 26 页 / 723 K
品牌: CIRRUS [ CIRRUS LOGIC ]
 浏览型号CL-CS3712-33QC-A的Datasheet PDF文件第2页浏览型号CL-CS3712-33QC-A的Datasheet PDF文件第3页浏览型号CL-CS3712-33QC-A的Datasheet PDF文件第4页浏览型号CL-CS3712-33QC-A的Datasheet PDF文件第5页浏览型号CL-CS3712-33QC-A的Datasheet PDF文件第6页浏览型号CL-CS3712-33QC-A的Datasheet PDF文件第7页浏览型号CL-CS3712-33QC-A的Datasheet PDF文件第8页浏览型号CL-CS3712-33QC-A的Datasheet PDF文件第9页  
P
RELIMINARY
D
RAFT
CL-CS3712
Integrated AVI/ATAPI DVD
Drive Manager Datasheet
Features
• Integrates all required components for a complete AVI
or ATAPI interface DVD drive (front-end) electronics
solution:
- RF amp
- Data channel
- Servo control processor
- DVD ECC (error correction code)
- CSS (content scramble system)
- ATAPI decoder
• Reads DVD+RW, DVD-ROM, DVD-RW, CDDA, CD-
ROM, CD-R, CD-RW, VCD, and DVCD discs
• Direct Audio/Video interface for DVD player
applications
• ATAPI interface for game console and DVD loader
solutions
• High-performance controller supports DVD disc speeds
up to 8x and CD-ROM disc speeds up to 40x
• Partial Response Maximum Likelihood (PRML) data
channel
• Servo Control Processor (SCP) on-chip
• DVD navigation support
• 208-pin LQFP/EPAD packages
Overview
The CL-CS3712 is Cirrus Logic’s high-integration, high-
performance ATAPI DVD drive manager. It integrates all
required components for a DVD loader for DVD players,
game consoles, and DVD-ROM drives. The CL-CS3712
includes an RF amp, servo control processor, data
channel, DVD ECC, CSS authorization, CD-ROM
decoder, and ATAPI interface.
The CL-CS3712 can be configured with an audio DAC
(digital-to-analog converter), external buffer memory (8- or
16-bit DRAM), a local micro-controller with its RAM and
ROM, and power drivers to create a complete DVD-ROM
electronics solution.
The CL-CS3712 supports DVD disc speeds up to 8x and
Ultra DMA host speeds up to 33.3 Mbytes/sec.
The RF signal is over-sampled by a high-speed ADC
(analog-to-digital converter). The timing loop is closed in
the digital domain with variable decimation and
interpolation used to provide the output samples to the
data recovery logic. A channel-quality logic circuit is
provided to allow parametric calibration.
The CL-CS3712 data channel supports partial response
maximum likelihood (PRML) data acquisition, providing
state-of-the-art data recognition in a noisy environment,
coming from the pick-up head.
Block
Diagram
TO POWER
DRIVERS
SAMPLE
RATE GEN
FROM
IV AMP
DACS
SPINDLE
CONTROL
RAM
MICRO
INTERFACE
CSS
AUTHENTIFICATION
SCP
FROM
SENSORS
LOCAL
MICROCONTROLLER
VGA
ADCS
CHANNEL
QUALITY
BAC
CAPTURE
CSS
DESCRAMBLE
SUM &
VGA
LOW PASS
FILTER
RF
ADC
DPLL &
DATA CHNL
LAYERED ECC
& DVD ECC
BUFFER
MANAGER
HOST
INTERFACE
ATAPI OR
MPEG
NAVIGATION
SYNTHESIZER
8/16
DEMOD
EFM
DEMOD
C1/C2 ECC &
DE-INTERLEAVE
HEADER
SEARCH &
CHECKS
BUFFER
MEMORY
SUB-Q READ
SUBCODE
DE-INTERLEAVE
CL-CS3712
DS588PP1 -
rev
0.4 April 11, 2002
Copyright 2002 Cirrus Logic Inc.
C
ONFIDENTIAL
www.cirrus.com
©