CDBCapture+
The CDBCapture+ board and software currently
Note: To use the S/PDIF interface, a phono-jack
support the following Crystal A/D converter eval- cable must be purchased from an outside vendor.
uation boards:
The Capture+ evaluation software is installed using
Data Acquisition Parts via a dual row 10 position
header interface:
the setup utility provided on the Product Guide CD-
ROM. The location for installation may be any
drive/directory. README and HELP text files are
provided and offer step-by-step instructions on set-
ting up and operating both the hardware and soft-
ware as well as providing information specific to
each supported evaluation board. Once the soft-
ware is installed and launched, the Startup Screen
is displayed on the monitor, as shown in Figure 2.
CS5012A CS5014 CS5016 CS5101A CS5102A
CS5126 CS5180 CS5181 CS5317 CS5322
CS5501 CS5503 CS5505 CS5506 CS5507
CS5508 CS5509
Audio Parts via RCA phono jack and optical inputs
for S/PDIF audio data (for sample rates from 30
KHz to 96 KHz):
Pressing the "OK" button starts the software that al-
lows the user to setup the serial port between the
Capture+ module and the PC and configure the
module for a specific A/D converter. Screens
showing the variety of analysis functions that can
be utilized for evaluation of an A/D converter are
shown and described below.
CS5330
CS5360
CS5331 CS5334 CS5335
CS5390 CS5394 CS5396
Future products will be added with software up-
dates. Software updates are provided with the
Crystal Product Guide CD-ROM and on the Crys-
tal Website at www.crystal.com.
A Time Domain Analysis is initiated by connecting
a signal source to the evaluation board and acquir-
ing a user-selectable number of samples. The re-
sults of capturing a sine wave are shown in
Figure 3. A reconstruction of the data samples is
displayed, along with the sample count on the hor-
izontal axis and magnitude (A/D counts) on the
Packaging List:
CDBCapture+ Interface Board
Serial 10 position ribbon cable connector
RS232 Cable
SDATA
SCLK
Led
DSP
Display
Boot Code Memory
FRAME
5V DC
GND
DSP
Serial
Programmable
Cable
Gate Array
RS232
to
Host
PC
S/PDIF
Receiver
Data
S/PDIF
Link
Acquisition
Memory
RAM
Figure 1. Functional Block Diagram
DS327F1
3
CIRRUS [ CIRRUS LOGIC ]
