欢迎访问ic37.com |
会员登录 免费注册
发布采购

CDB4362A 参数 Datasheet PDF下载

CDB4362A图片预览
型号: CDB4362A
PDF下载: 下载PDF文件 查看货源
内容描述: 114分贝192千赫6声道D / A转换器 [114 dB, 192 kHz 6-channel D/A Converter]
分类和应用: 转换器
文件页数/大小: 47 页 / 687 K
品牌: CIRRUS [ CIRRUS LOGIC ]
 浏览型号CDB4362A的Datasheet PDF文件第6页浏览型号CDB4362A的Datasheet PDF文件第7页浏览型号CDB4362A的Datasheet PDF文件第8页浏览型号CDB4362A的Datasheet PDF文件第9页浏览型号CDB4362A的Datasheet PDF文件第11页浏览型号CDB4362A的Datasheet PDF文件第12页浏览型号CDB4362A的Datasheet PDF文件第13页浏览型号CDB4362A的Datasheet PDF文件第14页  
CS4362A  
DAC ANALOG CHARACTERISTICS - ALL MODES (CONTINUED)  
Parameters  
Symbol  
Min  
Typ  
Max  
Units  
Interchannel Isolation  
(1 kHz)  
-
110  
-
dB  
DC Accuracy  
Interchannel Gain Mismatch  
Gain Drift  
-
-
0.1  
-
-
dB  
100  
ppm/°C  
Analog Output  
Full Scale Differential-  
Output Voltage  
PCM, DSD processor  
Direct DSD mode  
V
132%•V  
134%•V  
136%•V  
A
Vpp  
Vpp  
FS  
A
A
94%•V  
96%•V  
98%•V  
A
A
A
Output Impedance  
(Note 3)  
Z
-
-
-
-
-
-
130  
1.0  
3
-
-
-
-
-
-
mA  
kΩ  
OUT  
Max DC Current draw from an AOUT pin  
Min AC-Load Resistance  
Max Load Capacitance  
I
OUTmax  
R
L
C
100  
pF  
L
Quiescent Voltage  
V
50% V  
VDC  
µA  
Q
A
Max Current draw from V  
I
10  
Q
QMAX  
POWER AND THERMAL CHARACTERISTICS  
Parameters  
Symbol  
Min  
Typ  
Max  
Units  
Power Supplies  
Power Supply Current  
(Note 4)  
normal operation, VA= 5 V  
I
I
-
-
-
-
-
56  
20  
2
84  
200  
61  
26  
-
-
-
mA  
mA  
µA  
µA  
µA  
A
D
VD= 2.5 V  
(Note 5) Interface current, VLC=5 V  
VLS=5 V  
I
LC  
I
LS  
(Note 6) power-down state (all supplies)  
I
pd  
Power Dissipation (Note 4)  
VA = 5 V, VD = 2.5 V  
normal operation  
-
-
332  
1
372  
-
mW  
mW  
(Note 6) power-down  
Package Thermal Resistance  
θ
θ
-
-
48  
15  
-
-
°C/Watt  
°C/Watt  
JA  
JC  
Power Supply Rejection Ratio (Note 7)  
(1 kHz) PSRR  
(60 Hz)  
-
-
60  
40  
-
-
dB  
dB  
Notes:  
3.  
V
is tested under load R and includes attenuation due to Z  
FS L OUT  
4. Current consumption increases with increasing FS within a given speed mode and is signal dependant.  
Max values are based on highest FS and highest MCLK.  
5.  
I
measured with no external loading on the SDA pin.  
LC  
6. Power down mode is defined as RST pin = Low with all clock and data lines held static.  
7. Valid with the recommended capacitor values on FILT+ and VQ as shown in Figures 5 and 6.  
10  
DS617PP1