欢迎访问ic37.com |
会员登录 免费注册
发布采购

CDB42518 参数 Datasheet PDF下载

CDB42518图片预览
型号: CDB42518
PDF下载: 下载PDF文件 查看货源
内容描述: 110分贝192千赫6声道编解码器S / PDIF接收器 [110 dB, 192 kHz 6-Ch Codec with S/PDIF Receiver]
分类和应用: 解码器编解码器光电二极管
文件页数/大小: 90 页 / 1566 K
品牌: CIRRUS [ CIRRUS LOGIC ]
 浏览型号CDB42518的Datasheet PDF文件第2页浏览型号CDB42518的Datasheet PDF文件第3页浏览型号CDB42518的Datasheet PDF文件第4页浏览型号CDB42518的Datasheet PDF文件第5页浏览型号CDB42518的Datasheet PDF文件第6页浏览型号CDB42518的Datasheet PDF文件第7页浏览型号CDB42518的Datasheet PDF文件第8页浏览型号CDB42518的Datasheet PDF文件第9页  
CS42516
110 dB, 192 kHz 6-Ch Codec with S/PDIF Receiver
Features
Six
24-bit D/A, two 24-bit A/D Converters
11
0
dB DAC / 114 dB ADC Dynamic Range
-100 dB THD+N
System Sampling Rates up to 192 kHz
S/PDIF Receiver Compatible with EIAJ CP1201
and IEC-60958
Recovered S/PDIF Clock or System Clock
Selection
8:2 S/PDIF Input MUX
ADC High-pass Filter for DC Offset Calibration
Expandable ADC Channels and One-line Mode
Support
Digital Output Volume Control with Soft Ramp
Digital +/-15dB Input Gain Adjust for ADC
Differential Analog Architecture
Supports logic levels between 5 V and 1.8 V.
General Description
The CS42516 codec provides two analog-to-digital and six dig-
ital-to-analog delta-sigma converters, as well as an integrated
S/PDIF receiver, in a 64-pin LQFP package.
The CS42516 integrated S/PDIF receiver supports up to eight
inputs, clock recovery circuitry and format auto-detection. The
internal stereo ADC is capable of independent channel gain
control for single-ended or differential analog inputs. All six
channels of DAC provide digital volume control and differential
analog outputs. The general purpose outputs may be driven
high or low, or mapped to a variety of DAC mute controls or
ADC overflow indicators.
The CS42516 is ideal for audio systems requiring wide dynam-
ic range, negligible distortion and low noise, such as A/V
receivers, DVD receivers, digital speaker and automotive audio
systems.
ORDERING INFORMATION
CS42516-CQZ
CS42516-DQZ
CDB42518
-10° to 70° C 64-pin LQFP
-40° to 85° C 64-pin LQFP
Evaluation Board
Lead Free
Lead Free
TXP
RXP0
RXP1/GPO1
RXP2/GPO2
RXP3/GPO3
RXP4/GPO4
RXP5/GPO5
RXP6/GPO6
RXP7/GPO7
VARX
AGND LPFLT
DGND DGND VD
VD
INT
C&U Bit
Data Buffer
Form at
Detector
Control
Port
RST
AD0/CS
AD1/CDIN
SDA/CDOUT
SCL/CCLK
VLC
OM CK
Rx
Clock/Data
Recovery
S/PDIF
Decoder
GPO
MUTEC
FILT+
VQ
REFGND
VA
AGND
AINL+
AINL-
AINR+
AINR-
AOUTA1+
AOUTA1-
AOUTB1+
AOUTB1-
AOUTA2+
AOUTA2-
AOUTB2+
AOUTB2-
AOUTA3+
AOUTA3-
AOUTB3+
AOUTB3-
Analog Filter
M UTE
Internal M CLK
Ref
DEM
M ult/Div
Serial
Audio
Interface
Port
RM CK
SAI_LRCK
SAI_SCLK
SAI_SDOUT
VLS
ADC#1
Digital Filter
Gain & Clip
ADC#2
Digital Filter
Gain & Clip
ADC
Serial
Data
ADCIN1
ADCIN2
CX_SDOUT
CX_LRCK
CX_SCLK
DAC#1
DAC#2
Volum e Control
CX_SDIN1
Digital Filter
DAC#3
CODEC
Serial
Port
CX_SDIN2
CX_SDIN3
DAC#4
DAC#5
DAC#6
Preliminary Product Information
Cirrus Logic, Inc.
http://www.cirrus.com
This document contains information for a new product.
Cirrus Logic reserves the right to modify this product without notice.
Copyright
©
Cirrus Logic, Inc. 2005
(All Rights Reserved)
JAN ‘05
DS583PP5