CS5111
Application Notes: continued
Step 4
Determine the maximum on time at the minimum oscilla-
tor frequency and V
IN
. For discontinuous operation, all of
the stored energy in the inductor is transferred to the load
prior to the next cycle. Since the current through the
inductor cannot change instantaneously and the induc-
tance is constant, a volt-second balance exists between the
on time and off time. The voltage across the inductor dur-
ing the on cycle is V
IN
and the voltage across the inductor
during the off cycle is V
OUT
- V
IN
. Therefore:
V
IN
t
on
= (V
OUT
-V
IN
)t
off
where the maximum on time is:
t
on(max)
≈
(4a)
overall loop gain is 0dB at the crossover frequency, f
CO
. In
addition, the gain slope should be -20dB/decade at the
crossover frequency.
The low frequency gain of the modulator (i.e. error ampli-
fier output to output voltage) is:
∆V
OUT
∆V
EA
where
I
pk(max)
=
=
I
pk(max)
V
EA(max)
√
R
Load
L f
,
2
(8a)
(2.4V)/(7)
V
EA(max)
/G
CSA
=
=2.3A.
150mΩ
R
S
[
1-
V
IN(min)
V
OUT(max)
][
1
f
SW(min)
]
The V
OUT
/V
EA
transfer function has a pole at:
.
(4b)
f
p
= 1/(πR
Load
C
OUT
) ,
and a zero due to the output capacitor’s ESR at:
f
z
= 1/(2πESR C
OUT
).
(8c)
(8b)
Step 5
Calculate the maximum inductance allowed for discontin-
uous operation:
L
(max)
=
f
SW(min)
V
IN2(min)
t
on2(max)
2 P
OUT
/η
(5)
Since the error amplifier reference voltage is 1.25V, the
output voltage must be divided down or attenuated
before being applied to the input of the error amplifier.
The feedback resistor divider attenuation is:
1.25V .
V
OUT
The error amplifier in the CS5111 is an operational transcon-
ductance amplifier (OTA), with a gain given by:
G
OTA
= gmZ
OUT
where:
gm =
∆I
OUT
.
∆V
IN
(8d)
(8e)
where
η
= efficiency.
Usually
η
= 0.75 is a good starting point. The IC’s power
dissipation should be calculated after the peak current has
been determined in Step 6. If the efficiency is less than
originally assumed, decrease the efficiency and recalculate
the maximum inductance and peak current.
Step 6
Determine the peak inductor current at the minimum
inductance, minimum V
IN
and maximum on time to make
sure the inductor current doesn’t exceed 1.4A.
I
pk
=
Step 7
Determine the minimum output capacitance and maxi-
mum ESR based on the allowable output voltage ripple.
C
OUT(min)
=
ESR
(min)
=
I
pk
8f∆V
ripple
∆V
ripple
I
pk
(7a)
(7b)
V
IN(min)
t
on(max)
L
(min)
(6)
For the CS5111, gm = 2700µA/V typical.
One possible error amplifier compensation scheme is
shown in Figure 9. This gives the error amplifier a gain
plot as shown in Figure 10.
For the error amplifier gain shown in Figure 10, a low fre-
quency pole is generated by the error amplifier output
impedance and C
1
. This is shown by the line AB with a -
20dB/decade slope in Figure 12. The slope changes to zero
at point B due to the zero at:
f
z
= 1/(2πR
4
C
1
).
V
OUT
R1
1.25V
V
FB1
M
R2
R3
V
FB2
U
–
X
Error
Amplifier
C1
R4
C2
+
(8f)
In practice, it is normally necessary to use a larger capaci-
tance value to obtain a low ESR. By placing capacitors in
parallel, the equivalent ESR can be reduced.
Step 8
Compensate the feedback loop to guarantee stability
under all operating conditions. To do this, we calculate the
modulator gain and the feedback resistor network attenu-
ation and set the gain of the error amplifier so that the
8
SELECT
Figure 9. RC network used to compensate the error amplifier (OTA).
CHERRY [ CHERRY SEMICONDUCTOR CORPORATION ]
