CS5106
Theory of Application: continued
7.5V
V
CC
V
REF
,V
REF(OK)
,RUN1
CLK1
GATE1
V
FB1
RAMP1
V
SS
> V
CC
V
SS
RUN2
CLK2
GATE2
GATE2B
V
FB2
RAMP2
age comparator has its positive input referenced to 5V
while the over voltage comparator has its negative input
referenced to 5V. The output of both comparators are
ORed at (G4) with the over current and enable inputs. The
output of G4 feeds the input to the fault latch (F2).
PROGRAM and ENABLE Leads
The PROGRAM lead controls the polarity of the ENABLE
lead. If the PROGRAM lead is ÔhighÕ or floating, the GATE
outputs will go low if the ENABLE input is tied ÔhighÕ or
floating. If the PROGRAM lead is tied low, the GATE out-
puts will go low if the ENABLE input is tied ÔlowÕ. If the
part is then enabled after switching the outputs low, the
part will restart according to the procedure outlined in the
ÒStartupÓ section.
FAULT Logic
If a V
REF
, UVSD or OVSD fault occurs at any time, G4
resets the fault latch (F2). RUN1 goes low and all gate
drivers cease switching and return to their ÔlowÕ state.
When RUN1 goes low, the output of the auxiliary op-amp
(A1) discharges the soft start capacitor and holds it low
while RUN1 is low. If the fault condition is removed before
the OUVDELAY timer is tripped, the IC will restart the
power supplies when V
SS
< 1.4V. If the OUVDELAY timer
trips, the power supply must be restarted as explained in
the following section.
Output Undervoltage Delay Timer for the Main and
Auxiliary Regulated Outputs
C7 and C4 are the output under voltage monitor compara-
tors for the auxiliary and main supplies. If a regulated out-
put drops such that its associated V
FB
voltage exceeds 4.1V,
the output undervoltage monitor comparator goes ÔhighÕ
and the OUVDELAY capacitor begins charging from 0V. A
timing relation is set up by a 10µA nominal current source,
the OUVDELAY capacitor and a 5V fault threshold at the
input of C2 (see Figure 2). If any regulated output drops
and stays low for the entire charge time of the OUVDELAY
capacitor, a fault is triggered and all GATE drivers will go
into a low state.
Once this fault is triggered, the IC will restart the power
supplies only if the OUVDELAY fault is reset and ENABLE
or UVSD is toggled while V
SS
< 1.4V. To reset the OUVDE-
LAY fault, both the V
FB
inputs must be less than 4.1V. In
the application circuit shown, V
FB1
is brought low by
OAOUT when RUN1 stops the oscillators. V
FB2
is brought
low when V
AUXP
bleeds down and the V
FB2
opto-isolator is
no longer powered.
1000
Figure 1: Startup waveforms.
Voltage and Current Ramp PWM Comparator Inputs
(V
FB1
,
2
and RAMP1,2 leads)
C10 and C11 are the PWM comparators for the auxiliary
and main supplies. The feedback voltage (V
FB
) is divided
by three and compared with a linear, voltage representa-
tion of the current in the primary side of the transformer
(RAMP). When the output of the feedback comparator
goes ÔhighÕ, a reset signal is sent to the PWM flip-flop and
the GATE driver is driven ÔlowÕ. A 130mV offset on the
RAMP leads allows the drivers to go to 0% duty cycle in
the presence of light loads.
Feedback Voltage for GATE1 Driver (V
FB1
)
Typically the output of the auxiliary error amplifier (A1) is
tied to V
FB1
. The V
SS
output is programmed to 12V by a
10:1 resistive divider on the negative input of the error
amplifier and a fixed 1.2V reference on the positive input
of the error amplifier.
Pulse by Pulse Over Current Protection and Hiccup
Mode (I
LIM1,2
leads)
C12 and C13 are the pulse by pulse current limit compara-
tors for the auxiliary and main supplies. When the current
in the primary side of the transformer increases such that
the voltage across the current sense resistor exceeds 1.2V
nominal, the output of the current limit comparator goes
ÔhighÕ and a reset signal is sent to the PWM flip-flop and
the GATE driver is driven ÔlowÕ.
C16 and C17 are the second threshold, pulse by pulse cur-
rent limit comparators for the auxiliary and main supplies.
If the current in the primary side of the transformer
increases so quickly that the current sense voltage is not
limited by C12 or C13 and the voltage across the current
sense resistor exceeds 1.4V, the second threshold compara-
tor will trip a delay circuit and force the GATE driver stage
to go low and stay low for the next two clock cycles.
Undervoltage and Overvoltage Thresholds
C5 and C8 are the undervoltage and overvoltage detection
comparators. Typically, these inputs are tied across the
middle resistor in a three resistor divider with the top
resistor to V
IN
and bottom resistor to Ground. The under
voltage comparator has 200mV of built in hysteresis with
respect to a direct input on the UVSD lead. The under volt-
9
100
TIME (ms)
10
1
0.1
0.01
0.1
1
10
100
1000
CAPACITANCE (nF)
Figure 2: OUVDELAY Time vs. OUVDELAY Capacitance
CHERRY [ CHERRY SEMICONDUCTOR CORPORATION ]
