欢迎访问ic37.com |
会员登录 免费注册
发布采购

CM6800GIP 参数 Datasheet PDF下载

CM6800GIP图片预览
型号: CM6800GIP
PDF下载: 下载PDF文件 查看货源
内容描述: 低启动电流PFC / PWM控制器, COMBO [LOW START-UP CURRENT PFC/PWM CONTROLLER COMBO]
分类和应用: 功率因数校正控制器
文件页数/大小: 18 页 / 289 K
品牌: CHAMP [ CHAMPION MICROELECTRONIC CORP. ]
 浏览型号CM6800GIP的Datasheet PDF文件第8页浏览型号CM6800GIP的Datasheet PDF文件第9页浏览型号CM6800GIP的Datasheet PDF文件第10页浏览型号CM6800GIP的Datasheet PDF文件第11页浏览型号CM6800GIP的Datasheet PDF文件第13页浏览型号CM6800GIP的Datasheet PDF文件第14页浏览型号CM6800GIP的Datasheet PDF文件第15页浏览型号CM6800GIP的Datasheet PDF文件第16页  
CM6800  
LOW START-UP CURRENT PFC/PWM CONTROLLER COMBO  
of the current flowing in the converter’s output stage.  
DCILIMIT, which provides cycle-by-cycle current limiting, is  
Oscillator (RAMP1)  
The oscillator frequency is determined by the values of RT  
and CT, which determine the ramp and off-time of the  
oscillator output clock:  
typically connected to RAMP2 in such applications. For  
voltage-mode, operation or certain specialized applications,  
RAMP2 can be connected to a separate RC timing network  
to generate a voltage ramp against which VDC will be  
compared. Under these conditions, the use of voltage  
feedforward from the PFC buss can assist in line regulation  
accuracy and response. As in current mode operation, the  
DC ILIMIT input is used for output stage overcurrent protection.  
1
fOSC  
=
t
RAMP + tDEADTIME  
The dead time of the oscillator is derived from the following  
equation:  
No voltage error amplifier is included in the PWM stage of  
the CM6800, as this function is generally performed on the  
output side of the PWM’s isolation boundary. To facilitate the  
design of optocoupler feedback circuitry, an offset has been  
built into the PWM’s RAMP2 input which allows VDC to  
command a zero percent duty cycle for input voltages below  
1.25V.  
V
REF 1.25  
REF 3.75  
t
RAMP = CT x RT x In  
V
at VREF = 7.5V:  
RAMP = CT x RT x 0.51  
t
The dead time of the oscillator may be determined using:  
2.5V  
tDEADTIME  
=
x CT = 943 x CT  
PWM Current Limit  
2.65mA  
The DC ILIMIT pin is a direct input to the cycle-by-cycle current  
limiter for the PWM section. Should the input voltage at this  
pin ever exceed 1V, the output flip-flop is reset by the clock  
pulse at the start of the next PWM power cycle. Beside, the  
cycle-by-cycle current, when the DC ILIMIT triggered the  
cycle-by-cycle current, it also softly discharge the voltage of  
soft start capacitor. It will limit PWM duty cycle mode.  
Therefore, the power dissipation will be reduced during the  
dead short condition.  
The dead time is so small (tRAMP >> tDEADTIME ) that the  
operating frequency can typically be approximately by:  
1
fOSC  
=
t
RAMP  
EXAMPLE:  
For the application circuit shown in the datasheet, with the  
oscillator running at:  
VIN OK Comparator  
The VIN OK comparator monitors the DC output of the PFC  
and inhibits the PWM if this voltage on VFB is less than its  
nominal 2.45V. Once this voltage reaches 2.45V, which  
corresponds to the PFC output capacitor being charged to its  
rated boost voltage, the soft-start begins.  
1
f
OSC = 67.5kHz =  
t
RAMP  
Solving for CT x RT yields 2.9 x 10-5. Selecting standard  
components values, CT = 470pF, and RT = 61.9kΩ  
PWM Control (RAMP2)  
When the PWM section is used in current mode, RAMP2 is  
generally used as the sampling point for  
a voltage  
The dead time of the oscillator adds to the Maximum PWM  
Duty Cycle (it is an input to the Duty Cycle Limiter). With  
zero oscillator dead time, the Maximum PWM Duty Cycle is  
typically 45%. In many applications, care should be taken  
that CT not be made so large as to extend the Maximum  
Duty Cycle beyond 50%. This can be accomplished by  
using a stable 390pF capacitor for CT.  
representing the current on the primary of the PWM’s output  
transformer, derived either by a current sensing resistor or a  
current transformer. In voltage mode, it is the input for a  
ramp voltage generated by  
a second set of timing  
components (RRAMP2, CRAMP2),that will have a minimum value  
of zero volts and should have a peak value of approximately  
5V. In voltage mode operation, feedforward from the PFC  
output buss is an excellent way to derive the timing ramp for  
the PWM stage.  
PWM Section  
Pulse Width Modulator  
The PWM section of the CM6800 is straightforward, but  
there are several points which should be noted. Foremost  
among these is its inherent synchronization to the PFC  
section of the device, from which it also derives its basic  
timing. The PWM is capable of current-mode or  
voltage-mode operation. In current-mode applications, the  
PWM ramp (RAMP2) is usually derived directly from a  
current sensing resistor or current transformer in the  
primary of the output stage, and is thereby representative  
Soft Start  
Start-up of the PWM is controlled by the selection of the  
external capacitor at SS. A current source of 20μA supplies  
the charging current for the capacitor, and start-up of the  
PWM begins at 1.25V. Start-up delay can be programmed by  
the following equation:  
20μA  
x
CSS = tDELAY  
1.25V  
2008/10/23 Rev. 2.1  
Champion Microelectronic Corporation  
Page 12