欢迎访问ic37.com |
会员登录 免费注册
发布采购

SPT7871SCU 参数 Datasheet PDF下载

SPT7871SCU图片预览
型号: SPT7871SCU
PDF下载: 下载PDF文件 查看货源
内容描述: 10 - BIT , 100 MSPS TTL A / D转换器 [10-BIT, 100 MSPS TTL A/D CONVERTER]
分类和应用: 转换器
文件页数/大小: 8 页 / 164 K
品牌: CADEKA [ CADEKA MICROCIRCUITS LLC. ]
 浏览型号SPT7871SCU的Datasheet PDF文件第1页浏览型号SPT7871SCU的Datasheet PDF文件第3页浏览型号SPT7871SCU的Datasheet PDF文件第4页浏览型号SPT7871SCU的Datasheet PDF文件第5页浏览型号SPT7871SCU的Datasheet PDF文件第6页浏览型号SPT7871SCU的Datasheet PDF文件第7页浏览型号SPT7871SCU的Datasheet PDF文件第8页  
ABSOLUTE MAXIMUM RATING (Beyond which damage may occur)
1
Supply Voltages
AV
CC ........................................................................
0 to +6.5 V
DV
CC ........................................................................
0 to +6.5 V
V
EE .............................................................................
0 to -6.5 V
Output
Digital Outputs ......................................... +30 to -30 mA
Temperature
Operating Temperature ............................. -40 to + 85
°C
Junction Temperature ........................................ + 175
°C
Lead, Soldering (10 seconds) ............................ + 300
°C
Storage .................................................... -60 to + 150
°C
Input Voltages
Analog Input ............................................. V
EE
≤V
IN
≤V
CC
LINV/MINV Inputs .......................... -0.5 V to V
CC
+0.5 V
CLK/NCLK Inputs ........................................... V
EE
to 0 V
Note:
1. Operation at any Absolute Maximum Ratings is not implied. See Electrical Specifications for proper nominal applied
conditions in typical applications.
ELECTRICAL SPECIFICATIONS
T
A
= +25
°C
, DV
CC
=AV
CC
= +5.0 V, V
EE
= -5.2 V, V
IN
=
±1.0
V, f
clock
= 80 MHz, 50% clock duty cycle, unless otherwise specified.
PARAMETERS
DC Performance
Resolution
Differential Linearity
Integral Linearity, Best Fit
No Missing Codes
Analog Input
Input Voltage Range
Input Bias Current
Input Resistance
Input Capacitance
Input Bandwidth
±FS
Offset Error
Timing Characteristics
Minimum Conversion Rate
Maximum Conversion Rate
Pipeline Delay (Latency)
Transient Response
Overvoltage Recovery Time
Output Delay (t
d
)
Aperture Delay Time
Aperture Jitter Time
Dynamic Performance
Effective Number of Bits
f
IN
= 10 MHz
f
IN
= 25 MHz
f
IN
= 25 MHz
f
IN
= 50 MHz
f
IN
= 50 MHz
Signal-To-Noise Ratio
f
IN
= 10 MHz
f
IN
= 25 MHz
f
IN
= 25 MHz
f
IN
= 50 MHz
f
IN
= 50 MHz
Total Harmonic Distortion
1
f
IN
= 10 MHz
f
IN
= 25 MHz
f
IN
= 25 MHz
f
IN
= 50 MHz
f
IN
= 50 MHz
TEST
CONDITIONS
TEST
LEVEL
MIN
TYP
10
±0.5
±1.0
±2.5
Guaranteed
±1.0
25
150
100
5
180
±20
MAX
UNITS
Bits
LSB
LSB
LSB
f
Clock
= 6.4 MHz
f
Clock
= 6.4 MHz
Full Temperature
f
Clock
= 6.4 MHz
I
I
V
I
V
I
I
V
V
IV
I
V
IV
IV
V
V
V
V
V
-1.0
±1.25
±2.0
-100
50
100
Full Temperature
Full Power
150
±100
2
V
µA
kΩ
kΩ
pF
MHz
mV
MSPS
MSPS
Clock
ns
ns
ns
ns
ps (rms)
100
2
10
10
3
1
5
f
clock
= 100 MHz
f
clock
= 100 MHz
I
I
V
I
V
I
I
V
I
V
I
I
V
I
V
8.1
8.1
7.5
8.5
8.5
8.0
7.8
7.5
54
54
51
54
50
-62
-60
-56
-51
-50
Bits
Bits
Bits
Bits
Bits
dB
dB
dB
dB
dB
dBc
dBc
dBc
dBc
dBc
52
52
52
f
clock
= 100 MHz
f
clock
= 100 MHz
-56
-56
-48
f
clock
= 100 MHz
f
clock
= 100 MHz
SPT7871
2
9/7/98