欢迎访问ic37.com |
会员登录 免费注册
发布采购

SPT7824 参数 Datasheet PDF下载

SPT7824图片预览
型号: SPT7824
PDF下载: 下载PDF文件 查看货源
内容描述: 10位, 40 MSPS , TTL输出A / D转换器 [10-BIT, 40 MSPS, TTL OUTPUT A/D CONVERTER]
分类和应用: 转换器输出元件
文件页数/大小: 11 页 / 198 K
品牌: CADEKA [ CADEKA MICROCIRCUITS LLC. ]
 浏览型号SPT7824的Datasheet PDF文件第1页浏览型号SPT7824的Datasheet PDF文件第2页浏览型号SPT7824的Datasheet PDF文件第3页浏览型号SPT7824的Datasheet PDF文件第5页浏览型号SPT7824的Datasheet PDF文件第6页浏览型号SPT7824的Datasheet PDF文件第7页浏览型号SPT7824的Datasheet PDF文件第8页浏览型号SPT7824的Datasheet PDF文件第9页  
TEST LEVEL CODES
All electrical characteristics are subject to the
following conditions:
All parameters having min/max specifications
are guaranteed. The Test Level column indi-
cates the specific device testing actually per-
formed during production and Quality Assur-
ance inspection. Any blank section in the data
column indicates that the specification is not
tested at the specified condition.
TEST LEVEL
I
II
III
IV
V
VI
TEST PROCEDURE
100% production tested at the specified temperature.
100% production tested at T
A
= +25
°C,
and sample
tested at the specified temperatures.
QA sample tested only at the specified temperatures.
Parameter is guaranteed (but not tested) by design
and characterization data.
Parameter is a typical value for information purposes
only.
100% production tested at T
A
= +25
°C.
Parameter is
guaranteed over specified temperature range.
Figure 1A - Timing Diagram
N
N+1
N+2
t
pwH
t
pwL
CLK
t
d
Output
Data
N-2
N-1
Data Valid
N
Data Valid
N+1
Figure 1B - Single Event Clock
CLK
td
Output
Data
Data Valid
Table I - Timing Parameters
PARAMETERS
t
d
t
pwH
t
pwL
DESCRIPTION
CLK to Data Valid Prop Delay
CLK High Pulse Width
CLK Low Pulse Width
MIN
-
10
10
TYP
14
-
-
MAX
18
300
-
UNITS
ns
ns
ns
SPT7824
4
3/11/97