欢迎访问ic37.com |
会员登录 免费注册
发布采购

SPT7755AIK 参数 Datasheet PDF下载

SPT7755AIK图片预览
型号: SPT7755AIK
PDF下载: 下载PDF文件 查看货源
内容描述: 8位, 750 MSPS时,Flash A / D转换器 [8-BIT, 750 MSPS, FLASH A/D CONVERTER]
分类和应用: 转换器
文件页数/大小: 8 页 / 199 K
品牌: CADEKA [ CADEKA MICROCIRCUITS LLC. ]
 浏览型号SPT7755AIK的Datasheet PDF文件第1页浏览型号SPT7755AIK的Datasheet PDF文件第3页浏览型号SPT7755AIK的Datasheet PDF文件第4页浏览型号SPT7755AIK的Datasheet PDF文件第5页浏览型号SPT7755AIK的Datasheet PDF文件第6页浏览型号SPT7755AIK的Datasheet PDF文件第7页浏览型号SPT7755AIK的Datasheet PDF文件第8页  
ABSOLUTE MAXIMUM RATINGS (Beyond which damage may occur)
1
25
°
C
Supply Voltages
Negative Supply Voltage (V
EE
TO GND) –7.0 to +0.5 V
Ground Voltage Differential .................... –0.5 to +0.5 V
Input Voltage
Analog Input Voltage ............................... +0.5 V to V
EE
Reference Input Voltage .......................... +0.5 V to V
EE
Digital Input Voltage ................................ +0.5 V to V
EE
Reference Current V
RT
to V
RB
........................... 35 mA
Output
Digital Output Current ............................... 0 to –28 mA
Temperature
Operating Temperature, ambient ............ –25 to +85
°C
case .......................... +125
°C
junction ...................... +150
°C
Lead Temperature, (soldering 10 seconds) ...... +300
°C
Storage Temperature ............................ –65 to +150
°C
Note:
1. Operation at any Absolute Maximum Rating is not implied. See
Electrical Specifications for proper nominal applied conditions
in typical applications.
ELECTRICAL SPECIFICATIONS
T
J
= T
C
= T
A
= +25
°C
, V
EE
=–5.2 V, V
RB
=–2.0 V, V
RM
=–1.0 V, V
RT
=0.00 V, ƒ
CLK
=750 MHz, Duty Cycle=50%, unless otherwise specified.
PARAMETERS
Resolution
DC Accuracy
Integral Linearity Error (ILE)
Differential Linearity Error
(DLE)
No Missing Codes
Analog Input
Input Voltage Range
Input Bias Current
Input Resistance
Input Capacitance
Input Bandwidth
Small Signal
Large Signal
Offset Error V
RT
Offset Error V
RB
Input Slew Rate
Clock Synchronous
Input Currents
Reference Input
Ladder Resistance
Reference Bandwidth
Timing Characteristics
Maximum Sample Rate
Aperture Jitter
Acquisition Time
Clock to Data Delay
CLK to Data Ready Delay
Dynamic Performance
Signal-To-Noise Ratio
(without Harmonics)
ƒ
IN
= 50 MHz
ƒ
IN
= 250 MHz
Total Harmonic Distortion
ƒ
IN
= 50 MHz
ƒ
IN
= 250 MHz
Signal-to-Noise and Distortion
ƒ
IN
= 50 MHz
ƒ
IN
= 250 MHz
TEST
CONDITIONS
TEST
LEVEL
MIN
SPT7755A
TYP
MAX
8
MIN
SPT7755B
TYP
MAX UNITS
8
Bits
+1.5
+1.5
Guaranteed
LSB
LSB
ƒ
CLK
= 100 kHz
ƒ
CLK
= 100 kHz
I
I
–1.0
–0.85
Guaranteed
+1.0
+0.95
–1.5
–0.95
V
IN
=0 V
Over Full Input Range
I
I
V
V
V
V
IV
IV
V
V
I
V
I
V
V
IV
IV
V
RB
.75
15
15
900
500
–30
–30
5
2
60
80
30
V
RT
2.0
V
RB
.75
15
15
900
500
V
RT
2.0
V
mA
kΩ
pF
MHz
MHz
mV
mV
V/ns
µA
MHz
MHz
ps
ps
ns
ns
+30
+30
–30
–30
5
2
60
80
30
+30
+30
750
0.9
1.25
2
250
1.4
1.75
1.9
2.25
750
0.9
1.25
2
250
1.4
1.75
1.9
2.25
I
I
I
I
I
I
46
44
–45
–37
43
36
44
42
–43
–35
41
34
dB
dB
dBc
dBc
dB
dB
2
SPT7755
October 2002