欢迎访问ic37.com |
会员登录 免费注册
发布采购

SPT7710AIG 参数 Datasheet PDF下载

SPT7710AIG图片预览
型号: SPT7710AIG
PDF下载: 下载PDF文件 查看货源
内容描述: 8 - BIT , 150 MSPS ,FLASH A / D转换器 [8-BIT, 150 MSPS, FLASH A/D CONVERTER]
分类和应用: 转换器
文件页数/大小: 12 页 / 224 K
品牌: CADEKA [ CADEKA MICROCIRCUITS LLC. ]
 浏览型号SPT7710AIG的Datasheet PDF文件第1页浏览型号SPT7710AIG的Datasheet PDF文件第3页浏览型号SPT7710AIG的Datasheet PDF文件第4页浏览型号SPT7710AIG的Datasheet PDF文件第5页浏览型号SPT7710AIG的Datasheet PDF文件第6页浏览型号SPT7710AIG的Datasheet PDF文件第7页浏览型号SPT7710AIG的Datasheet PDF文件第8页浏览型号SPT7710AIG的Datasheet PDF文件第9页  
ABSOLUTE MAXIMUM RATINGS (Beyond which damage may occur)
1
25 °C
Supply Voltages
Negative Supply Voltage (V
EE
TO GND) –7.0 to +0.5 V
Ground Voltage Differential .................... –0.5 to +0.5 V
Input Voltage
Analog Input Voltage ............................... V
EE
to +0.5 V
Reference Input Voltage .......................... V
EE
to +0.5 V
Digital Input Voltage ................................ V
EE
to +0.5 V
Reference Current V
RTF
to V
RBF
........................ 25 mA
Output
Digital Output Current ............................... 0 to –30 mA
Temperature
Operating Temperature,ambient ............. –25 to +85 °C
junction ...................... +150 °C
Lead Temperature, (soldering 10 seconds) ..... +300 °C
Storage Temperature ............................ –65 to +150 °C
Note:
1. Operation at any Absolute Maximum Rating is not implied. See
Electrical Specifications for proper nominal applied conditions
in typical applications.
ELECTRICAL SPECIFICATIONS
T
A
= T
MIN
to T
MAX
, V
EE
=–5.2 V, R
Source
=50
Ω,
V
RBF
=–2.00 V, V
R2
=–1.00 V, V
RTF
=0.00 V, ƒ
CLK
=125 MHz, Duty Cycle=50%, unless otherwise specified.
PARAMETERS
DC Accuracy
Integral Linearity Error
Differential Linearity Error
No missing codes
Analog Input
Offset Error V
RT
Offset Error V
RB
Input Voltage Range
Input Capacitance
Input Resistance
Input Current
Input Slew Rate
Large Signal Bandwidth
Small Signal Bandwidth
Clock Synchronous
Input Currents
Reference Input
Ladder Resistance
Reference Bandwidth
Timing Characteristics
Maximum Sample Rate
Clock to Data Delay
Output Delay Tempco
CLK-to-Data Ready Delay (t
D
)
Aperture Jitter
Acquisition Time
Dynamic Performance
Signal-to-Noise Ratio
Total Harmonic Distortion
Signal-to-Noise and Distortion
(SINAD)
TEST
CONDITIONS
ƒ
CLK
= 100 kHz
ƒ
CLK
= 100 kHz
TEST
LEVEL
VI
VI
MIN
SPT7710A
TYP
MAX
MIN
–0.95
–0.95
SPT7710B
TYP
MAX
±0.80
Guaranteed
+0.95
+0.95
UNITS
LSB
LSB
–0.75 ±0.60 +0.75
–0.75
+0.75
Guaranteed
–30
–30
–2.0
10
15
250
1,000
210
335
40
100
200
10
150
2.4
2
2.0
5
1.5
48
46
–52
–44
48
42
300
+30
+30
0.0
VI
VI
VI
Over full
input range
V
V
VI
V
V
V
V
VI
V
IV
V
V
V
V
V
ƒ
IN
= 3.58 MHz
ƒ
IN
= 50 MHz
ƒ
IN
= 3.58 MHz
ƒ
IN
= 50 MHz
ƒ
IN
= 3.58 MHz
ƒ
IN
= 50 MHz
VI
VI
VI
VI
VI
VI
–30
–30
–2.0
10
15
250
1,000
210
335
40
100
200
10
150
2.4
2
2.0
5
1.5
47
44
–50
–43
46
40
+30
+30
0.0
mV
mV
Volts
pF
kΩ
µA
V/µs
MHz
MHz
µA
500
500
V
IN
=F.S.
V
IN
=500 mV
P-P
300
MHz
MSPS
ns
ps/°C
ns
ps
ns
dB
dB
dB
dB
dB
dB
125
125
46
42
45
39
45
40
–48
–40
43
37
–46
–39
SPT7710
2
8/17/01