欢迎访问ic37.com |
会员登录 免费注册
发布采购

CDK1300ITQ44_Q 参数 Datasheet PDF下载

CDK1300ITQ44_Q图片预览
型号: CDK1300ITQ44_Q
PDF下载: 下载PDF文件 查看货源
内容描述: 8 - BIT , 250 MSPS ADC,具有解复产出 [8-bit, 250 MSPS ADC with Demuxed Outputs]
分类和应用:
文件页数/大小: 12 页 / 2027 K
品牌: CADEKA [ CADEKA MICROCIRCUITS LLC. ]
 浏览型号CDK1300ITQ44_Q的Datasheet PDF文件第1页浏览型号CDK1300ITQ44_Q的Datasheet PDF文件第2页浏览型号CDK1300ITQ44_Q的Datasheet PDF文件第3页浏览型号CDK1300ITQ44_Q的Datasheet PDF文件第5页浏览型号CDK1300ITQ44_Q的Datasheet PDF文件第6页浏览型号CDK1300ITQ44_Q的Datasheet PDF文件第7页浏览型号CDK1300ITQ44_Q的Datasheet PDF文件第8页浏览型号CDK1300ITQ44_Q的Datasheet PDF文件第9页  
Data Sheet
Electrical Characteristics
(T
A
= T
Min
to T
Max
, AV
CC
= +5V, OV
DD
= +5V, ƒ
clk
= 250MHz, 50% duty cycle,
ƒ
IN
= 70MHz, dual channel mode; unless otherwise noted)
symbol
parameter
Resolution
conditions
Min
typ
8
Max
units
bits
CDK1300
8-bit, 250 MSPS ADC with Demuxed Outputs
DC Performance
DLE
ILE
Differential Linearity Error
Integral Linearity Error
No Missing Codes
+25°C, ƒ
IN
= 1KHz
-40°C to +85°C, ƒ
IN
= 1KHz
+25°C, ƒ
IN
= 1KHz
-40°C to +85°C, ƒ
IN
= 1KHz
@250 MSPS, ƒ
IN
= 1KHz
with respect to V
IN-
2.3
+25°C
+25°C
+25°C
+25°C (-3dB of FS)
+25°C
+25°C
AV
cc
= 5V ±0.25V
250
(2)
-0.7/1.05
-0.95/+1.5
±1.7
±2.25
Guaranteed
±470
2.5
10
50
4
220
2
±10
0.5
2.0
LSB
LSB
LSB
LSB
Analog Input
Input Voltage Range
V
CM
Input Common Mod
(2)
Input Bias Current
Input Resistance
Input Capacitance
Input Bandwidth
Gain Error
Offset Error
PSRR
Offset Power Supply Rejection Ratio
Conversion Rate
(1)
t
pd1
t
ap
Output Delay (Clock-to-Data)
Output Delay Tempco
Aperture Delay Time
Aperture Jitter Time
Pipeline Delay (Latency)
Single Channel Mode
Demuxed Interleaved Mode
Demuxed Parallel Mode
Channel B
Channel A
CLK to DCLK
OUT
Delay Time
t
pd2
t
pd3
Single Channel Mode
(2)
Dual Channel Mode
(2)
ƒ
IN
= 70MHz, +25°C
(1)
ƒ
IN
= 70MHz, -40°C to +85°C
(2)
ƒ
IN
= 70MHz, +25°C
(1)
mV
pp
V
µA
pF
MHz
%
mV
mV/V
MSPS
Timing Characteristics
-40°C to +85°C
6
8
22
0.5
2.0
2.5
2.5
2.5
3.5
4
5.3
5.8
5.5
42
36
6
6.16
6.4
6.0
43
40
-43
-42
37
(2)
10.5
ns
ps/°C
ns
ps-RMS
Cycle
Cycle
Cycle
Cycle
REV 1A
7
7.8
ns
ns
Bits
Bits
dB
dB
Dynamic Performance
ENOB
SNR
THD
SINAD
Effective Number of Bits
Signal-to-Noise Ratio
Total Harmonic Distortion
Signal-to-Noise and Distortion
ƒ
IN
= 70MHz, -40°C to +85°C
(2)
ƒ
IN
= 70MHz, +25°C
(1)
ƒ
IN
= 70MHz, -40°C to +85°C
(2)
ƒ
IN
= 70MHz , +25°C
(1)
ƒ
IN
= 70MHz, -40°C to +85°C
-40
-37
dB
dB
dB
dB
40
38
35
notes:
1. 100% production tested at +25°C.
2. Parameter is guaranteed (but not tested) by design and characterization data.
©2008 CADEKA Microcircuits LLC
www.cadeka.com
4