欢迎访问ic37.com |
会员登录 免费注册
发布采购

CDK1300ITQ44 参数 Datasheet PDF下载

CDK1300ITQ44图片预览
型号: CDK1300ITQ44
PDF下载: 下载PDF文件 查看货源
内容描述: 8 - BIT , 250 MSPS ADC,具有解复产出 [8-bit, 250 MSPS ADC with Demuxed Outputs]
分类和应用:
文件页数/大小: 12 页 / 2027 K
品牌: CADEKA [ CADEKA MICROCIRCUITS LLC. ]
 浏览型号CDK1300ITQ44的Datasheet PDF文件第1页浏览型号CDK1300ITQ44的Datasheet PDF文件第2页浏览型号CDK1300ITQ44的Datasheet PDF文件第3页浏览型号CDK1300ITQ44的Datasheet PDF文件第4页浏览型号CDK1300ITQ44的Datasheet PDF文件第6页浏览型号CDK1300ITQ44的Datasheet PDF文件第7页浏览型号CDK1300ITQ44的Datasheet PDF文件第8页浏览型号CDK1300ITQ44的Datasheet PDF文件第9页  
Data Sheet
Electrical Characteristics
(T
A
= T
Min
to T
Max
, AV
CC
= +5V, OV
DD
= +5V, ƒ
clk
= 250MHz, 50% duty cycle,
ƒ
IN
= 70MHz, dual channel mode; unless otherwise noted)
symbol
AV
cc
OV
DD
AV
cc
parameter
Analog Voltage Supply
(2)
Digital Voltage Supply
(2)
Current
(1)
Power Dissipation
(1)
conditions
Min
4.75
2.75
typ
5.0
62
Max
5.25
5.25
70
350
2.55
units
Power Supply Requirements
CDK1300
8-bit, 250 MSPS ADC with Demuxed Outputs
V
V
mA
mW
V
ppm/°C
mV/V
mV
pp
with Internal Voltage Reference
2.45
I
OUT
= ±50µA
310
2.5
100
1
63
400
1.4
0
Common Mode Reference Output
Voltage
(1)
Voltage Tempco
Output Impedance
PSRR
V
DIFF
V
IHD
V
ILD
V
CMD
V
IH
V
IL
I
IH
I
IL
Power Supply Rejection Ratio
Differental Signal Amplitude
(1)
Differental High Input Voltage
(2)
Differental Low Input Voltage
(2)
Differental Common Mode Input
(2)
Clock and Reset Inputs (Differential and Single-Ended)
5
3.9
4.1
1.2
V
ID
= 1.5V
V
ID
= 1.5V
-100
-100
2.0
0
(1)
V
V
V
V
V
µA
µA
V
V
µA
µA
V
1.2
1.8
20
20
Single-Ended High Input Voltage
(2)
Single-Ended Low Input Voltage
(2)
High Input Current
(1)
Low Input Current
(1)
High Input Voltage
(2)
Low Input Voltage
(2)
Max Input Current Low
Max Input Current High <4.0V
(1)
+100
+100
AV
cc
1.0
Power Down and Mode Control Inputs (Single-Ended)
-100
-100
I
OH
= -0.5mA
I
OL
= +1.6mA
OV
DD
= 3V, 10pF load
OV
DD
= 5V, 10pF load
OV
DD
= 3V, 10pF load
OV
DD
= 5V, 10pF load
10
10
+100
+100
Digital Outputs
Logic “1“ Voltage
(1)
Logic “0“ Voltage
(1)
T
R
/T
F
Data
T
R
/T
F
DCLK
notes:
1. 100% production tested at +25°C.
2. Parameter is guaranteed (but not tested) by design and characterization data.
OV
DD
-2.0 OV
DD
-0.06
0.13
3.5
2.0
1.3
0.7
0.2
V
ns
ns
ns
ns
REV 1A
©2008 CADEKA Microcircuits LLC
www.cadeka.com
5