欢迎访问ic37.com |
会员登录 免费注册
发布采购

TISP8200MDR 参数 Datasheet PDF下载

TISP8200MDR图片预览
型号: TISP8200MDR
PDF下载: 下载PDF文件 查看货源
内容描述: 互补BUFFERED -GATE SCRS用于双极性SLIC过压保护 [COMPLEMENTARY BUFFERED-GATE SCRS FOR DUAL POLARITY SLIC OVERVOLTAGE PROTECTION]
分类和应用:
文件页数/大小: 13 页 / 325 K
品牌: BOURNS [ BOURNS ELECTRONIC SOLUTIONS ]
 浏览型号TISP8200MDR的Datasheet PDF文件第2页浏览型号TISP8200MDR的Datasheet PDF文件第3页浏览型号TISP8200MDR的Datasheet PDF文件第4页浏览型号TISP8200MDR的Datasheet PDF文件第5页浏览型号TISP8200MDR的Datasheet PDF文件第6页浏览型号TISP8200MDR的Datasheet PDF文件第7页浏览型号TISP8200MDR的Datasheet PDF文件第8页浏览型号TISP8200MDR的Datasheet PDF文件第9页  
oH
VE S CO
AV R M
AI SIO PL
LA N IA
BL S NT
E
TISP8200M, BUFFERED P-GATE SCR DUAL
TISP8201M, BUFFERED N-GATE SCR DUAL
COMPLEMENTARY BUFFERED-GATE SCRS
FOR DUAL POLARITY SLIC OVERVOLTAGE PROTECTION
*R
TISP8200M & TISP8201M
High Performance Protection for SLICs with +ve & -ve Battery
Supplies
TISP8200M, Negative Overvoltage Protector
– Wide 0 to -90 V Programming Range
– Low 5 mA max. Gate Triggering Current
– High -150 mA min. Holding Current
TISP8201M, Positive Overvoltage Protector
– Wide 0 to +90 V Programming Range
– Low -5 mA max. Gate Triggering Current
– 20 mA min. Holding Current
Rated for International Surge Wave Shapes
TISP8200M D Package (Top View)
G1
K1
K2
G2
1
2
3
4
8
7
6
5
NC
A
A
NC
MDRXAKC
NC - No internal connection
TISP8200M Device Symbol
K1
Wave Shape
2/10
µs
10/700
µs
10/1000
µs
Standard
Telcordia GR-1089-CORE
ITU-T K.20, K.21 & K.45
Telcordia GR-1089-CORE
I
tsp
A
210
70
45
G1
A
A
G2
Surface Mount Small-Outline Package
K2
SDRXAJB
............................................ UL Recognized Components
TISP8201M D Package (Top View)
Description
The TISP8200M/TISP8201M combination has been designed to protect
dual polarity supply rail monolithic SLICs (Subscriber Line Interface
Circuits) against overvoltages on the telephone line caused by lightning,
a.c. power contact and induction. Protection against negative
overvoltages is given by the TISP8200M. Protection against positive
overvoltages is given by the TISP8201M. Both parts are in 8-pin small-
outline surface mount packages.
The TISP8200M has an array of two buffered P-gate SCRs with a
common anode connection. Each SCR cathode and gate has a separate
terminal connection. The NPN buffer transistors reduce the gate supply
current.
In use, the cathodes of the TISP8200M SCRs are connected to the two
conductors of the POTS line (see applications information). The gates are
connected to the appropriate negative voltage battery feed of the SLIC
driving the line conductor pair. This ensures that the TISP8200M
protection voltage tracks the SLIC negative supply voltage. The anode of
the TISP8200M is connected to the SLIC common.
G1
A1
A2
G2
1
2
3
4
8
7
6
5
NC
K
K
NC
MDRXALC
NC - No internal connection
TISP8201M Device Symbol
A1
G1
K
K
G2
A2
SDRXAKB
How To Order
For Standard
Termination Finish
Order As
TISP8200MDR
TISP8201MDR
For Lead Free
Termination Finish
Order As
TISP8200MDR-S
TISP8201MDR-S
Device
TISP8200M
TISP8201M
Package
D (8-pin Small-Outline)
D (8-pin Small-Outline)
Carrier
Embossed Tape Reeled
Embossed Tape Reeled
*RoHS Directive 2002/95/EC Jan 27 2003 including Annex
MAY 1998 - REVISED FEBRUARY 2005
Specifications are subject to change without notice.
Customers should verify actual device performance in their specific applications.