上海贝岭股份有限公司
Shanghai Belling Co., Ltd.
BL35P02 DATASHEET
TST ,X
TXA
IX
7D
9F
4
2
Transfer Index Register
-
-
-
-
-
-
-
-
-
INH
to Accumulator
A ← (X)
Stop CPU Clock and
Enable Interrupts
WAIT
0
INH
8F
2
A Accumulator
opr Operand (one or two bytes)
PC Program counter
C Carry/borrow flag
CCR Condition code register
dd Direct address of operand
PCH Program counter high byte
PCL Program counter low byte
REL Relative addressing mode
dd rr Direct address of operand and relative offset of branch instruction
DIR Direct addressing mode
rel Relative program counter offset byte
rr Relative program counter offset byte
SP Stack pointer
ee ff High and low bytes of offset in indexed, 16-bit offset addressing
EXT Extended addressing mode
ff Offset byte in indexed, 8-bit offset addressing
H Half-carry flag
X Index register
Z Zero flag
hh ll High and low bytes of operand address in extended addressing
I Interrupt mask
# Immediate value
∧
∨
Logical AND
Logical OR
ii Immediate operand byte
IMM Immediate addressing mode
INH Inherent addressing mode
Logical EXCLUSIVE OR
( ) Contents of
IX Indexed, no offset addressing mode
IX1 Indexed, 8-bit offset addressing mode
IX2 Indexed, 16-bit offset addressing mode
M Memory location
–( ) Negation (twos complement)
← Loaded with
?
If
: Concatenated with
N Negative flag
↔
Set or cleared
n Any bit — Not affected
— Not affected
TEL:86-21-64850700
WEB: www.belling.com.cn
Page 24 of 27