欢迎访问ic37.com |
会员登录 免费注册
发布采购

PGA2310UA/1KG4 参数 Datasheet PDF下载

PGA2310UA/1KG4图片预览
型号: PGA2310UA/1KG4
PDF下载: 下载PDF文件 查看货源
内容描述: 立体声音频音量控制 [Stereo Audio Volume Control]
分类和应用: 商用集成电路光电二极管信息通信管理
文件页数/大小: 17 页 / 381 K
品牌: BURR-BROWN [ BURR-BROWN CORPORATION ]
 浏览型号PGA2310UA/1KG4的Datasheet PDF文件第3页浏览型号PGA2310UA/1KG4的Datasheet PDF文件第4页浏览型号PGA2310UA/1KG4的Datasheet PDF文件第5页浏览型号PGA2310UA/1KG4的Datasheet PDF文件第6页浏览型号PGA2310UA/1KG4的Datasheet PDF文件第8页浏览型号PGA2310UA/1KG4的Datasheet PDF文件第9页浏览型号PGA2310UA/1KG4的Datasheet PDF文件第10页浏览型号PGA2310UA/1KG4的Datasheet PDF文件第11页  
www.ti.com
PGA2310
SBOS207B − OCTOBER 2001 − REVISED JUNE 2004
GENERAL DESCRIPTION
The PGA2310 is a stereo audio volume control. It may be
used in a wide array of professional and consumer audio
equipment. The PGA2310 is fabricated in a mixed-signal
BiCMOS process, as to take advantage of the superior
analog characteristics for which it offers.
The heart of the PGA2310 is a resistor network, an analog
switch array, and a high-performance bipolar op amp
stage. The switches are used to select taps in the resistor
network that, in turn, determine the gain of the amplifier
stage. Switch selections are programmed using a serial
control port. The serial port allows connection to a wide
variety of host controllers. Figure 1 shows a functional
block diagram of the PGA2310.
ANALOG INPUTS AND
OUTPUTS
The PGA2310 includes two independent channels,
referred to as the left and right channels. Each channel has
a corresponding input and output pin. The input and output
pins are unbalanced, or referenced to analog ground
(either AGNDR or AGNDL). The inputs are named V
IN
R
(pin 9) and V
IN
L (pin 16), while the outputs are named
V
OUT
R (pin 11) and V
OUT
L (pin 14).
The input and output pins may swing within 1.5V of the
analog power supplies, V
A
+ (pin 12) and V
A
− (pin 13).
Given V
A
+ = +15V and V
A
− = −15V, the maximum input or
output voltage range is 27V
PP
.
It is important to drive the PGA2310 with a low source
impedance. If a source impedance of greater than 600Ω is
used, the distortion performance of the PGA2310 will
begin to degrade.
POWER-UP STATE
On power up, all internal flip-flops are reset. The gain byte
value for both the left and right channels are set to 00
HEX
,
or mute condition. The gain will remain at this setting until
the host controller programs new settings for each channel
via the serial control port.
V
IN
L
16
14
8
MUX
V
OUT
L
MUTE
8
8
AGNDL
AGNDR
15
10
Serial
Control
Port
8
8
MUX
11
V
IN
R
9
12
V
A
+V
A
13
4
5
1
2
6
3
7
ZCEN
CS
SCLK
SDI
SDO
V
OUT
R
V
D
+ DGND
Figure 1. PGA2310 Block Diagram
7