PGA2310
SBOS207B − OCTOBER 2001 − REVISED JUNE 2004
www.ti.com
SERIAL CONTROL PORT
The serial control port is utilized to program the gain
settings for the PGA2310. The serial control port includes
three input pins and one output pin. The inputs include CS
(pin 2), SDI (pin 3), and SCLK (pin 6). The sole output pin
is SDO (pin 7).
The CS pin functions as the chip select input. Data may be
written to the PGA2310 only when CS is low. SDI is the
serial data input pin. Control data is provided as a 16-bit
word at the SDI pin, 8 bits each for the left and right channel
gain settings. Data is formatted as MSB first, straight
binary code. SCLK is the serial clock input. Data is clocked
into SDI on the rising edge of SCLK.
SDO is the serial data output pin, and is used when
daisy-chaining multiple PGA2310 devices. Daisy-chain
operation is described in detail later in this section. SDO
is a tristate output, and assumes a high impedance state
when CS is high.
The protocol for the serial control port is shown in Figure 2.
See Figure 3 for detailed timing specifications of the serial
control port.
CS
SCLK
SDI
R7
R6
R5
R4
R3
R2
R1
R0
L7
L6
L5
L4
L3
L2
L1
L0
SDO
R7
R6
R5
R4
R3
R2
R1
R0
L7
L6
L5
L4
L3
L2
L1
L0
Gain Byte Format is MSB First, Straight Binary
R0 is the Least Significant Bit of the Right Channel Gain Byte
R7 is the Most Significant Bit of the Right Channel Gain Byte
L0 is the Least Significant Bit of the Left Channel Gain Byte
L7 is the Most Significant Bit of the Left Channel Gain Byte
SDI is latched on the rising edge of SCLK.
SDO transitions on the falling edge of SCLK.
Figure 2. Serial Interface Protocol
8
BURR-BROWN [ BURR-BROWN CORPORATION ]
