Conversion 1
Start of Conversion 2
tCKH
7
CLOCK
0
1
2
3
4
5
6
8
9
10
11
12
13
14
15
16
1
2
3
4
5
6
tCKL
t6
t1
CONVST
t2
t3
A0
t4
t5
t7
RD
CS
t9
t10
t8
0
SERIAL
DATA A
0
0
D11
D10
D9
D9
D8
D8
D7
D7
D6
D5
D5
D4
D3
D2
D1
D0
0
0
0
0
0
0
0
0
D11
D10
D9
D9
D8
D8
SERIAL
DATA B
0
D11
D10
D6
D4
D3
D2
D1
D0
D11
D10
BUSY
tCONV
tACQ
tCONV
FIGURE 9. Mode I with Timing Specifications.
1
16
CLOCK
CONVST
A0
Conversion of Ch1
Conversion of Ch0
A0 HIGH, Next Conversion: Ch1
RD Connected to CONVST
A0 LOW, Next Conversion: Ch0
RD
CS
CS HIGH, Outputs in Tri-State
SERIAL
DATA A
12-Bit Data of Chx
12-Bit Data of Chx
12-Bit Data of ChA1
12-Bit Data of ChB1
SERIAL
DATA B
Conversion of Chx
Conversion of Ch1
Conversion of Ch0
BUSY
TIME
0
1µ
2µ
3µ
4µ
5µ
6µ
Time (seconds)
FIGURE 10. Mode I, Timing Diagram for M0 = 0 and M1 = 0.
®
ADS7861
13